

Realization of AES Encryption and Decryption Based On

Null Convention Logic

D.V.Supriya¹, Mr.R.Niranjan²

¹ PG Scholar(VLSI), Faculty of ECE, JNTU Anantapur, Andhra Pradesh, India ² Member of Technical staff, Seer Akademi, Hyderabad, Andhra Pradesh, India ***_____

Abstract - In This paper we demonstrates the implementation of AES Encryption and Decryption using asynchronous NCL. The AES specifies a Federal Information Processing Standard (FIPS)-approved cryptographic algorithm that can be used to protect electronic data. In today's world there is a growing demand for real time implementation of cryptographic algorithms which are being used in secure communication systems, networks and security svstems. Increased use of computer and communications systems by industry has increased the risk of theft of proprietary information. Cryptographic services required for these applications involve not only solutions for data protection but also selfimplementation concerns. The AES algorithm is a symmetric block cipher that can encrypt (encipher) and decrypt (decipher)digital information. Encryption converts data to an unintelligible form called ciphertext. decrypting the ciphertext converts the data back into its original form, called plain text. In Existing method, AES Encryption and Decryption is implemented by using 128 binary bits. The proposed design is AES Encryption and Decryption implemented based on a delay-insensitive (DI) logic paradigm known as null convention logic (NCL), which supports useful properties for resisting SCAs including duail-rail encoding, clock-free operation, self-timed logic and monotonic transitions. These advantageous properties make it difficult for an attacker to decipher secret keys. The proposed NCL based AES Encryption and Decryption approach using Mentor Graphics Modelsim and VCS tools

Key Words: Advanced Encryption Standard(AES), Encryption, Decryption, KeyExpansion, NCL

1. INTRODUCTION

The National Institute of Standards and Technology, (NIST), solicited proposals for the Advanced Encryption

Standard, (AES). The AES is a Federal Information Processing Standard, (FIPS), which is a cryptographic algorithm that is used to protect electronic data. The AES algorithm is a symmetric block cipher that can encrypt, (encipher), and decrypt, (decipher), information. Encryption converts data to an unintelligible form called cipher-text. Decryption of the cipher-text converts the data back into its original form, which is called plaintext. The AES algorithm is capable of using cryptographic keys of 128, 192, and 256 bits to encrypt and decrypt data in blocks of 128 bits. Many algorithms were originally presented by researchers from twelve different nations. Fifteen (15), algorithms were selected from the first set of submittals. After a study and selection process five(5), were chosen as finalists. The five algorithms selected were MARS, RC6, RIJNDAEL, SERPENT and TWOFISH. The conclusion was that the five Competitors showed similar characteristics. On October 2nd 2000, NIST announced that the Riindael Algorithm was the winner of the contest. The Rijndael Algorithm was chosen since it had the best overall scores in security, performance, efficiency, implementation ability and flexibility. The Rijndael algorithm was developed by Joan Daemen of Proton World International and Vincent Fijmen of Katholieke University at Leuven. The Rijndael algorithm is a symmetric block cipher that can process data blocks of 128 bits through the use of cipher keys with lengths of 128, 192, and 256 bits. The Rijndael algorithm was also designed to handle additional block sizes and key lengths.

1.1 Null Convention Logic

NULL Convention Logic (NCL) is a symbolically complete logic which expresses process completely in terms of the logic itself and inherently and conveniently expresses asynchronous digital circuits. The traditional form of Boolean logic is not symbolically complete in the sense that it requires the participation of a fundamentally different form of expression, time in the form of the clock, which has to be very carefully coordinated with the logic part of the expression to completely and effectively express a process. We introduce NULL Convention Logic in relation to Boolean logic as a four value logic, and as a three value logic and finally as two value logic quite different from traditional Boolean logic. NULL Convention



Logic (NCL) provides an asynchronous design methodology employing dual-rail signals, quad-rail signals. A Dual rail signal, D consists of two wires or rails D0 and D1. These signals take any value from the data set {DATA0, DATA1, and NULL} as illustrated in Table-1.

Table -1: DUAL RAIL LOGIC

	DATA0	DATA1	NULL	ILLEGAL
D ⁰	1	0	0	1
D	0	1	0	1

The following table-2 shows example of AND gate Implemented by using Null Convention Logic.

Table -2: EXAMPLE FOR NCL AND GATE

A	B	AND GATE	NCL LOGIC AND GATE
0	<u>0</u>	<u>0</u>	<u>01</u>
<u>0</u>	<u>1</u>	<u>0</u>	<u>01</u>
1	<u>0</u>	<u>0</u>	<u>01</u>
1	<u>1</u>	1	<u>10</u>

2. AES ENCRYPTION

The AES algorithm operates on a 128-bit block of data and executed Nr - 1 loop times. The key length is 128, 192 or 256 bits in length respectively. The first and last rounds differ from other rounds in that there is an additional AddRoundKey transformation at the beginning of the first round and no MixCoulmns transformation is performed in the last round. In this paper, we use the key length of 128 bits (AES-128) as a model for general explanation.




Fig -1: The AES ENCRYPTION

The AES encryption algorithm is broken up into four transforms known as SubBytes, ShiftRows, MixColumns and AddRoundKey. There is also a Key Expansion that must be performed on the cipher key. The individual transforms are performed in a number of rounds that are dependent on the cipher key size. For key sizes of 128, 192, or 256 bits there are a total of 10, 12, or 14 rounds respectively

2.1 SubBytes Transformation:

The SubBytes transformation is a non-linear byte substitution, operating on each of the state bytes independently. The SubBytes transformation is done using a once-precalculated substitution table called S-box. That S-box table contains 256 numbers (from 0 to 255) and their corresponding resulting values. This approach has the significant advantage of performing the S-box computation in a single clock cycle, thus reducing the latency and avoids complexity of hardware implementation.




Fig -2: The Subbytes Transformation

2.2 ShiftRows Transformation:

In ShiftRows transformation, the rows of the state are cyclically left shifted over different offsets. Row 0 is not shifted; row 1 is shifted one byte to the left; row 2 is shifted two bytes to the left and row 3 is shifted three bytes_to the left.



Fig -3: The ShiftRows Transformation

2.3 MixColumns Transformation:



In MixColumns transformation, the columns of the state are considered as polynomials over GF (28) and multiplied by modulo x4 + 1 with a fixed polynomial c(x), given by:

$c(x) = \{03\}x3 + \{01\}x2 + \{01\}x + \{02\}.$




Fig -4: The MixColumns Transformation

2.4 Add RoundKey Transformation:

In the AddRoundKey transformation, a Round Key is added to the State - resulted from the operation of the MixColumns transformation - by a simple bitwise XOR operation. The RoundKey of each round is derived from the main key using the KeyExpansion algorithm. The AES encryption algorithm needs eleven 128-bit RoundKey, which are denoted RoundKey[0]

AddRoundKey(State, Key):




Fig -5: The AddRound Key Transformation

2.5 Key Expansion :

The algorithm for generating the 10 rounds of the round key is as follows: The 4th column of the i-1 key is rotated such that each element is moved up one row.




Fig -6: First Step of Key Expansion

It then puts this result through a forwards S-Box algorithm which replaces each 8 bits of the matrix with a corresponding 8-bit value from S-Box.




Fig -7: Second Step of Key Expansion

To generate the first column of the ith key, this result is XOR-ed with the first column of the i-1th key as well as a constant (Row constant or Rcon) which is dependent on i.

	02								
	00								
	00								
00	00	00	00	00	00	00	00	00	00






Fig -9: Third Step of Key Expansion

The second column is generated by XOR-ing the 1st column of the ith key with the second column of the i-1th key.



Fig -10: Fourth Step of Key Expansion

This continues iteratively for the other two columns in order to generate the entire ith key.

2b	28	ab	09		a0	88	23	2a
7e	ae	f7	cf	~	fa	54	a3	6C
15	d2	15	4f	_	fe	2c	39	76
16	a6	88	3c		17	b1	39	05

Fig -11: Round-1 Key Generation

Additionally this entire process continues iteratively for generating all 10 keys. As a final note, all of these keys are stored statically once they have been computed initially as the ith key generated is required for the (10-i)th round of decryption.



3. AES DECRYPTION

AES Decryption is a reverse process of AES Encryption which inverse round transformations to computes out the original plaintext of an encrypted cipher-text in reverse order shown in fig. The round transformation of decryption uses the functions AddRoundKey, InvMix-Columns, InvShift-Rows, and InvSubBytes successively.




Fig -12: AES DECRYPTION

3.1 Add RoundKey:

AddRoundKey is its own inverse function because the XOR function is its own inverse. The round keys have to be selected in reverse order.

1A	Α4	95	3E		D0	C9	E1	B6		CA	6D	74	88
Α9	B9	4C	3A		14	EE	3F	63	_	BD	57	73	59
13	CD	78	27	+	F9	25	0C	0C	-	EA	E8	74	2B
86	F1	33	A8		A8	89	C8	A6		2E	78	FB	0E

Fig -13: The AddRound Key Transformation in AES Decryption

3.2 InvSubBytes transformation:

The InvSubBytes transformation is done using a once precalculated substitution table called InvS-box. That InvS-box table contains 256 numbers (from 0 to 255) and their corresponding values.




Fig -14: The InvSubbytes Transformation

3.3 InvShiftRows Transformation:

InvShiftRows exactly functions the same as ShiftRows, only in the opposite direction. The first row is not shifted, while the second, third and fourth rows are shifted right by one, two and three bytes respectively.




Fig -15: The InvShiftRows Transformation

3.4 InvMixColumns Transformation:

The InvMixColumns transformation is done using polynomials of degree less than 4 over GF(28), which coefficients are the elements in the columns of the state, are multiplied modulo (x4 + 1) by a fixed polynomial $d(x) = \{0B\}x3 + \{0D\}x2 + \{09\}x + \{0E\}$, where $\{0B\}$, $\{0D\}$; $\{09\}$, $\{0E\}$ denote hexadecimal values.




Fig -16: The InvMixColumns Transformation

3.5 Key Expansion

Key Expansion of AES Decryption is similar to the Key Expansion of AES Encryption.

4. SIMULATION RESULT

4.1 AES ENCRYPTION

🔭 📑 2. /home/mobaxterm	5 10.66 4 104 (130A1J0111)	 A A	
rsing design file 'X*2section rsing design file 'XA.v'	NA.		
rsing design file 'XL.V'			
rsing design file 'xor.v'			
rsing design file 'Xtime.v'			
p Level Modules:			
S_Minversencl test			
5 th22			
TimeScale specified			
arting wcs inline pass			
modules and 0 UDP read.			
	ntal compilation, no re-compi so pre vesobj *.so share veso		
	/siev.daidir// csrc0.so SIM 1		
		sowhole-archive pre vcsoby 1 1.ano-wh	ole-archive
		sowhole-archive pre vcsob) 1 2.ano-wh	
[-x/simv]; then chood -			
		h='SORIGIN'/simv.daidir/ -WLrpath='SORIGI	
B.dir csrcu.so pre_vcsbb	rt stubs an (tonly (suppress))	<pre>mapats mop.o rmapats.o rmar.o /to installers/vcsmx/linux/lib/libvirsim.so /to</pre>	ols/synopsys/insta
		ers/vcsmx/linux/lib/libsnpsmalloc.so /to	
s/vcsmx/linux/lib/libvcsnew.s	o /tools/synopsys/installers/	vcsmx/linux/lib/libuclinative.so -wlwho	le-archive /tools/
		e-archive /tools/synopsys/installe	
	hopsys/installers/vcsmx/linux	/lib/ctype-stubs_32.a -ldl -lm -lc -lpthre	ad -ldl
/sinv up to date ronologic VCS simulator copyr	webt 1001 1014		
ntains Synopsys proprietary 1			
and the second se	Street and the street of the street of the		
		56565656565656565, Key=595a595a595a595a595a595	a595a595a595a595a5
	st=55a9a0a59a59656960a99559a6 f 1 0 n R # p 0 r f	65a99aa56a5a669aa5995556aaa95a6666a659	
VCS SINUTA	tion neport		
Time: 0.678 seconds:	Data structure size: 6	.SMD	
n Oct 18 17:29:17 2015		250 seconds to link + .802 seconds in simul	

Fig -17: Simulated report of AES ENCRYPTION

4.2 AES DECRYPTION




Fig -18: Simulated report of AES DECRYPTION

7. CONCLUSION

In this research we show how we can impletemented NCL based AES Encryption and Decryption Techniques

successfully by using 'verilog' language. The proposed design is AES Encryption and Decryption implemented based on a delay-insensitive (DI) logic paradigm known as null convention logic (NCL), which supports useful properties for resisting SCAs including duail-rail encoding, clock-free operation, self-timed logic and monotonic transitions. These advantageous properties make it difficult for an attacker to decipher secret keys. The modifications brought about in the code was tested and proved to be accurately encrypting and decrypting the data messages with even higher security and immunity against the unauthorized users. From the simulation result, we evaluated that NCL based AES algorithm performed better secure and safety communication both in Encryption and Decryption process. The proposed NCL based AES Encryption and Decryption approach using Mentor Graphics Modelsim and VCS tools. Our future work will focus on compared and analysed existing cryptographic algorithm RSA

REFERENCES

[1] A. Lee, NIST Special Publication 800-21, Guideline for Implementing Cryptography in the Federal Government, National Institute of Standards and Technology, November 1999.

[2] A. Menezes, P. Van Oorschot, and S. Vanstone, Handbook of Applied Cryptography, CRC Press, New York, 1997, p. 81-83.

[3] J. Nechvatal, ET. al., Report on the Development of the Advanced Encryption Standard (AES), National Institute of Standards and Technology, October 2, 2000, available at [1].

[4] K. Fant and S. Brandt, "Null convention logic TM: a complete and consistent logic for asynchronous digital circuit synthesis," International Conference on Application Specific Systems, Architectures and Processors, pp. 261–273, 1996.

[5] K. M. Fant and S. A. Brandt, "Null convention logic: A complete and consistent logic for asynchronous digital circuit synthesis," in Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, p. 261, 1996.

[16] K. M. Fant and S. A. Brandt, "Null convention logic system," US Patent (US5305463), 04 1994.

[7] S. C. Smith, "Speedup of null convention digital circuits using null cycle reduc-tion," Journal of System Architecture, vol. 52, no. 7, pp. 411–422, 2006.