Volume: 03 Issue: 12 | Dec -2016

www.irjet.net

p-ISSN: 2395-0072

# Design and implementation of combined effect of modified DES and Hamming (224,128) Code data security techniques on the transmission of 128-bit digital data from one base station to another base station written in VHDL

<sup>1</sup>Paresh Kumar Pasayat, Asst.Professor, IGIT Government Engineering College, Odish, India


**Abstract** - The proposed paper mainly deals with the data security algorithm used to provide security to the 128-bit digital data before transmission into the space .The desired 128-bit data is encrypted using modified DES producing 128bit middle data and Hamming (224,128) code technique to produce 224-bit encrypted data. As the proposed design is having the combined effect of both modified DES and Hamming (224,128) code data security techniques, the security level is very high as compared to the design having individual data security technique. Due to the increment of key size from 56-bits to 112-bits in modified DES, the design is more resistive to the Brute-Force Attack. This can be used in the field of Automated teller machine transactions(ATM), Banking sector, Military sector and Protecting confidential company information. The proposed work is done by using VHDL language. The code is tested and simulated using Xilinx ISE9.2i software.

Key Words: ALU (Arithmetic Logic Unit), Encryption, **Decryption, VHDL (Very High speed Integrated Circuit** HardwareDescription Language).

## 1. INTRODUCTION


If the digital data is transmitted directly without using encryption technique, then there is more probability of hacking and corruption of data by the attacker. Due to which, the various data security techniques have been designed by the designer to provide security to the data. The transformation of original data into a data which is not in the readable form is known as encryption and the process of reversing it back to a readable form is known as decryption. The proposed design shows how the 128bit data is transmitted into space after doing encryption using modified DES and Hamming (224,128) code techniques.

## 1.1 Project Model



## 1.2 LOGIC USED IN THE PROPOSED DESIGN

The flow chart of the proposed design is given as follows:



<sup>&</sup>lt;sup>2</sup>Rajashree Nath, UG student, IGIT Government Engineering College, Odish, India

<sup>&</sup>lt;sup>3</sup>Bipasha Pradhan, UG student, IGIT Government Engineering College, Odish, India

<sup>&</sup>lt;sup>4</sup>Anil Kumar Dakua, UG student, IGIT Government Engineering College, Odish, India


 $<sup>^5</sup>$ Swadhyaya Mohanty, UG student, IGIT Government Engineering College, Odish, India

<sup>&</sup>lt;sup>6</sup>Abhinav Das, UG student, IGIT Government Engineering College, Odish, India

# **International Research Journal of Engineering and Technology (IRJET)**

Volume: 03 Issue: 12 | Dec -2016 www.irjet.net p-ISSN: 2395-0072

The logic used in the modified DES encryption is given as follows:



#### ROUND KEY GENERATOR:

KEY\_OUT\_5 <= NOT KEY\_IN(95 DOWNTO 0);</pre>

KEY\_OUT\_6 <= NOT KEY\_IN(95 DOWNTO 0);</pre>

KEY\_OUT\_7 <= NOT KEY\_IN(95 DOWNTO 0);</pre>

KEY\_OUT\_8 <= KEY\_IN(45) & KEY\_IN(95 DOWNTO 1);</pre>

KEY\_OUT\_9 <= KEY\_IN(48) & KEY\_IN(95 DOWNTO 1);</pre>

KEY\_OUT\_10 <= KEY\_IN(41) & KEY\_IN(95 DOWNTO 1);</pre>

KEY\_OUT\_11 <= KEY\_IN(45) & KEY\_IN(94 DOWNTO 1) & KEY\_IN(90):

KEY\_OUT\_12 <= KEY\_IN(91) & KEY\_IN(95 DOWNTO 1);</pre>

KEY\_OUT\_13 <= KEY\_IN(45) & KEY\_IN(95 DOWNTO 1);</pre>

KEY\_OUT\_14 <= KEY\_IN(46) & KEY\_IN(95 DOWNTO 1);</pre>

KEY\_OUT\_15 <= KEY\_IN(40) & KEY\_IN(95 DOWNTO 1);</pre>

KEY\_OUT\_16 <= KEY\_IN(1) & KEY\_IN(95 DOWNTO 1);</pre>

Here KEY\_IN is the 112-bit cipher key and KEY\_OUT is the 16 nos. of keys generated from the Round Key Generator.

The logic used for the implementation of the different blocks of modified DES is given as follows:

## **INITIAL PERMUTATION UNIT:**

IPU\_DATA\_OUT(0) <= IPU\_DATA\_IN(127);</pre>

IPU\_DATA\_OUT(1) <= IPU\_DATA\_IN(126);</pre>

IPU\_DATA\_OUT(2) <= IPU\_DATA\_IN(125);</pre>

IPU\_DATA\_OUT(3) <= IPU\_DATA\_IN(124);

IPU\_DATA\_OUT(123 DOWNTO 4) <= IPU\_DATA\_IN(123 DOWNTO 4);

IPU\_DATA\_OUT(124) <= IPU\_DATA\_IN(3);</pre>

IPU\_DATA\_OUT(125) <= IPU\_DATA\_IN(2);</pre>

IPU\_DATA\_OUT(126) <= IPU\_DATA\_IN(1);

IPU\_DATA\_OUT(127) <= IPU\_DATA\_IN(0);</pre>

Here IPU\_DATA\_IN and IPU\_DATA\_OUT are the 128-bit input and output datas of the initial permutation block.

#### 16 ROUNDS IN DES:

DES uses 16 rounds of operations. Each round consists of following units performing different types operations.

e-ISSN: 2395 -0056


### **BIT SEPERATOR UNIT:**

The output of the initial permutation block is given to the bit separator unit.

BS\_OUT\_DATA\_ONE<=BS\_IN\_DATA(127 DOWNTO 64);
BS\_OUT\_DATA\_TWO<=BS\_IN\_DATA(63 DOWNTO 0);

#### FIESTAL CIPHER UNITXOR UNIT:

The block diagram showing the Fiestal Cipher Unit is given as follows:



Then, the two outputs of the bit separator unit is given to the Fiestal Cipher Unit and the different performed are given as follows.

S\_EX\_P\_BOX\_OUTPUT := FCU\_IN\_DATA( 31 DOWNTO 0) & FCU\_IN\_DATA(63 DOWNTO 32) &

S\_XOR\_OUTPUT := S\_EX\_P\_BOX\_OUTPUT XOR KEY\_INPUT;

S\_SUBT\_BOX\_OUTPUT := S\_XOR\_OUTPUT(31 DOWNTO 0) & S\_XOR\_OUTPUT(63 DOWNTO 32) & S\_XOR\_OUTPUT(95 DOWNTO 64);

FCU\_OUT\_DATA <= S\_SUBT\_BOX\_OUTPUT(15 DOWNTO 0) & S\_SUBT\_BOX\_OUTPUT(31 DOWNTO 16) & S\_SUBT\_BOX\_OUTPUT(63 DOWNTO 32);


The different operations that are performed in the Fiestal Cipher Unit are XOR operation, swapping operation, bit append operation.

## **DES FUNCTION[F(R,KEY)]:**

The different units of the DES function used in the Fiestal Cipher is given as follows:

# **International Research Journal of Engineering and Technology (IRJET)**

Volume: 03 Issue: 12 | Dec -2016 www.irjet.net p-ISSN: 2395-0072



#### **XOR UNIT:**

XU\_OUT\_DATA <= XU\_IN\_DATA\_ONE XOR XU\_IN\_DATA\_TWO;

#### **SWAP UNIT:**

SU\_OUT\_DATA\_ONE <= SU\_IN\_DATA\_TWO; SU\_OUT\_DATA\_TWO <= SU\_IN\_DATA\_ONE;

### **BIT APPEND UNIT:**

BAU\_OUT\_DATA <= BAU\_IN\_DATA\_ONE & BAU\_IN\_DATA\_TWO;

There are 16 nos. of round in the modified DES and after the completion of the round 16, the final permutation operation is performed.

#### FINAL PERMUTATION:

FPU\_DATA\_OUT(0) <= FPU\_DATA\_IN(127);
FPU\_DATA\_OUT(1) <= FPU\_DATA\_IN(126);
FPU\_DATA\_OUT(2) <= FPU\_DATA\_IN(125);
FPU\_DATA\_OUT(3) <= FPU\_DATA\_IN(124);
FPU\_DATA\_OUT(123 DOWNTO 4) <= FPU\_DATA\_IN(123 DOWNTO 4);
FPU\_DATA\_OUT(124) <= FPU\_DATA\_IN(3);
FPU\_DATA\_OUT(125) <= FPU\_DATA\_IN(2);
FPU\_DATA\_OUT(126) <= FPU\_DATA\_IN(1);</pre>

# Algorithm For Hamming (224,128) code Encryption Unit Step 1

First, 128-bit data is divided into 32 nos. of words each consisting of 4-bit data.

FPU\_DATA\_OUT(127) <= FPU\_DATA\_IN(0);

## Step 2

The 7-bit Hamming (7,4) code encoding technique is applied to each word. For each word, the encoding unit generates 7-bit encoded data. The logic for implementing the Hamming code technique is given as follows:

Suppose, the 4-bit data (B) to be encoded is B3B2B1B0 and the 7-bit Hamming code (H) generated is H6H5H4H3H2H1H0.

Here, the value for each bit of H is given as follows:

e-ISSN: 2395 -0056

H6 = B3 xor B2 xor B0

H5 = B3 xor B1 xor B0

H4 = B2 xor B1 xor B0

H3 = B3

H2 = B2


H1 = B1

H0 = B0

#### Step 3

After that the Hamming codes corresponding to each word are appended to form the desired 224-bit encoded data.

The block diagram showing the encryption process using the above algorithm is shown as follows:



## 2. RESULTS AND DISCUSSION

The VHDL code of the proposed project is compiled, synthesized and simulated using Xilinx ISE 9.2i software and the desired results have been obtained. The simulation result of the 128-bit digital data given to the DES encryption block to produce 128-bit middle data is shown as follows:




Fig-1: Simulation result of modified DES encryption block

The simulation result of the 128-bit middle data given to the Hamming(224,128) code encryption block to produce 224-bit encrypted data is shown as follows:

# International Research Journal of Engineering and Technology (IRJET)

Volume: 03 Issue: 12 | Dec -2016 www.irjet.net p-ISSN: 2395-0072




Fig-2: Simulation result of Hamming(224,128) code encryption block

The comparison study has been done based on the maximum combinational path delays of different data security algorithms obtained from the Xilinx software written VHDL code which is shown as follows:

Table -1: Comparison study

Name of the data security algorithm	Maximum combinational path delay found from the latest work (in ns)-T1	Maximum combinational path delay obtained from the proposed work (in ns)-T2	Complexity in terms of threshold value of Maximum combinational path delay	Security Level on the basic of Complexity
SUBSTITUTION CIPHER	1.5	1.89	Low	Low
TRANSPOSITION CIPHER	5.4	6.479	High	High
HAMMING CODE	7.4	8.468	High	High
PROPOSED ALGORITHM		21.589	Very High	Very High

#### 3. CONCLUSIONS

As the proposed design is having the combined effect of both modified DES and Hamming (224,128) code data security techniques, the security level is very high as compared to the design having individual data security technique. Due to the increment of key size from 56-bits to 112-bits in modified DES, the design is more resistive to the Brute-Force Attack.

## **REFERENCES**

- [1] W.Stallings, "Cryptography and Network Security", 2nd Edition, Prentice Hall.
- [2] Christof Paar, Jan Pelzl, "The Data Encryption Standard (DES) and Alternatives", "Understanding Cryptography", Springer.

[3] Bruce Schneir: Applied Cryptography, 2nd edition, John Wiley & Sons.

e-ISSN: 2395 -0056

- [4] A.Litwin, "Cryptography and Network Security" LOS Alamitos, CA: IEEE computer society press.
- [5] Douglas L. Perry. "VHDL Programming by Examples", TMH.
- [6] Hamacher, Vranesic, and Zaky. Computer Organization, 5th edition, New York: McGraw-Hill Companies.
- [7] Soufiane Oukili, Seddik Bri, "FPGA implementation of Data Encryption Standard using time variable permutations", International Conference on Microelectronics (ICM), IEEE, pp. 126-129, 2015.
- [8] J. G. Pandey, Aanchal Gurawa, Heena Nehra, A. Karmakar, "An efficient VLSI architecture for data encryption standard and its FPGA implementation", VLSI SATA, IEEE International Conference, pp. 1-5, 2016.
- [9] Ramadhan J. Mstafa; Khaled M. Elleithy, "A highly secure video steganography using Hamming code (7, 4)", Systems, Applications and Technology Conference (LISAT), IEEE Conference,pp.1-6,2014.
- [10] B.A. Farouzan, "Cryptography and Network Security", Tata McGraw Hill Publication.