# Robust Reversible Multiplexer Design using 

# Mach-Zehnder Interferometer 

M.Zaheer Ahmed ${ }^{\# 1}$, S.Md.Imran Ali ${ }^{\# 2}$, P.Nagashyam ${ }^{\# 3}$,T.S.D.V.Subbarao ${ }^{\# 4}$<br>\# Assistant Professor," Assitant Professor,, ${ }^{\#}$ UG student, ${ }^{\#}$ UG student BITS-KNL,India


#### Abstract

Low-power design techniques has an increased emphasis with the advancements in semiconductor technology over the last few decades. Reversible computing has been proposed by several researchers as a possible alternative to address the energy dissipation problem. Adiabatic logic, nuclear magnetic resonance, optical computing are the implementation alternatives for reversible logic circuits that have been explored in recent years. Recently researchers have proposed implementations of various reversible logic circuits in the all-optical computing domain. Most of these works are based on semiconductor optical amplifier (SOA) based Mach-Zehnder interferometer (MZI), which provides desirable features like low power, fast switching and ease of fabrication. In this paper we present an all-optical implementation of a digital multiplexer using MZI switches. Both non-reversible and reversible versions of multiplexer design are proposed, along with analytical evaluation of the design complexities both in terms of delay and resource requirements. The final optical netlists obtained have been compared against traditional reversible synthesis approaches, by using an available synthesis tool and then mapping the reversible gates to MZI switch based implementations.


## 1.INTRODUCTION

Reversible logic is becoming a popular emerging paradigm because of its applications in various emerging technologies like quantum computing, DNA computing, optical computing, etc. It is also considered as an alternate low-power design methodology. A reversible circuit consists of a cascade of reversible gates without any fanout or feedback connections, and the number of inputs and outputs must be equal. There exists various ways by which reversible circuits can be implemented like NMR technology, optical technology, etc.In the optical domain, a photon can store information in a signal having zero rest mass and provide very high speed. These properties of photon have motivated researchers to study and implement reversible circuits in optical domain. Theoretically from the decade old principles of Landauer and Bennett, reversible logic is considered as a potential of reversible gates can be one possible alternative to
overcome the power dissipation problem in conventional computing. In recent times researchers have investigated various reversible logic gates and their all-optical implementations using microresonator and semiconductor optical amplifier (SOA) based Mach-Zehnder interferometer (MZI) switch. Also MZIbased implementation of reversible logic gates offer significant advantages like ease of fabrication, high speed, low power, and fast switching time. In this paper, an all-optical implementation methodology of reversible multiplexers has been proposed. Delay analysis in implementing arbitrary functions using such multiplexers have also been discussed.

## 2.LITERATURE SURVEY

In this section we briefly discuss some relevant background about MZI-based optical switch, various reversible gates, and their all-optical implementations.

## A. MZI-based all-optical switch

Mach-Zehnder interferometer (MZI) is one of the efficient configurable building blocks in optical computing. Some of the main advantages for using MZI switches in various circuit design methodologies are their compact size, ease of fabrication, thermal stability and fast switching time. Recently optical switches based on MZI have attracted many researchers in the area of all-optical reversible logic implementations.An all-optical MZI switch can be constructed using two SOA and two couplers. SOA amplifies an optical signal without converting it to electric signal and uses a semiconductor to administer the gain medium. A coupler is a passive optical component which can either combine or split a signal based on application requirement. It consists of two input ports and two output ports. At the input port, the optical signal entering at port $A$ is called the incoming signal $(\lambda 1)$ and the optical signal coming from port B is termed as control signal ( $\lambda 2$ ).The output ports are termed as bar port and cross port. The switch works as follows.

- When both incoming signal $(\lambda 1)$ at A and control signal ( $\lambda 2$ ) at $B$ are present, there will be a presence of light at bar port and no light at cross port.
-When there is incoming signal ( $\lambda 1$ ) at A and no control signal ( $\lambda 2$ ) at B , then there is absence of light at bar port and presence of light at cross port.

(a) Semiconductor Optical Amplifier based MZ

(b) Functional behavior of MZI switch

Figure: SOA based MZI switch

## C.Implementing reversible gates using MZI switch

Several researchers have studied and proposed alloptical implementations of reversible and nonreversible gates like Toffoli, Fredkin, Peres, XOR, NOR, etc, and some function implementations like adder [9] and signed adder [1]. In all the works, the optical cost of implementation has been estimated as the number of MZI switches required, since the costs of beam splitters and beam combiners are relatively small. And the delay has been calculated as the number of stages of MZI switches multiplied by a unit $\Delta$.

## 3.PROPOSED ALL-OPTICAL MULTIPLEXER DESIGN

In this section, we present the all-optical implementation of a digital multiplexer using MZI switches, beam splitters and beam couplers. In the following subsections, we discuss the design of a ( $2 \times$ 1) non-reversible all-optical multiplexer, followed by its generalization to ( $2 n \times 1$ ) multiplexer. Then a design extension to make the multiplexer design reversible is suggested, that requires one additional ancilla line.

## A. Design of $(2 \times 1)$ multiplexer

The schematic diagram of a $(2 \times 1)$ multiplexer is shown in Figure 4(a), where $I 0$ and $I 1$ are the two inputs, and $S$ is the select line. The function implemented at the output is also shown.

The all-optical implementation of the multiplexer is shown in Figure 4(b), which consists of a beam splitter (BS) for splitting the select input $S$, two MZI switches which generates the sub functions $I 0 . S, I 0 . S_{-}, S . I 1$ and S.I_1 respectively, and finally a beam coupler (BC) that combines two of the MZI outputs to realize the desired functionality at the final output $F$. The BC essentially performs the logical OR function in the digital domain.

In the earlier reported works on implementing logic functions using MZI switches, BS and BC [8], [9], the cost of implementation (referred to as optical cost) has been estimated as the number of MZI switches required, as the relative costs of BS and BC are small. Similarly, the delay is measured as the length of the longest cascade of MZI switches. Denoting the units of cost and delay by MZI and $\Delta$, for the implementation as shown in Figure 4(b),

$$
\begin{aligned}
& M(1)=2 M Z I \\
& D(1)=1 \Delta
\end{aligned}
$$

where $M(x)$ and $D(x)$ respectively denote the optical cost and delay for a ( $2 x \times 1$ ) multiplexer.


Figure: A 2- to-1 MUX

## B. Design of $(2 n \times 1)$ multiplexer

We now show how a multiplexer of any larger size can be constructed using smaller multiplexers as basic building blocks. This is a standard approach followed in conventional logic design; however, in the context of the present work, we shall be analyzing the costs and delays with respect to the all-optical implementations.

A ( $4 \times 1$ ) multiplexer can be constructed using three ( $2 \times 1$ ) multiplexers, as shown in Figure, where $I 0, I 1, I 2$, $I 3$ are the inputs, $S 0, S 1$ are the select lines, and $F$ is the output. Each of the three multiplexers can be replaced by their corresponding all-optical netlists, to get the
final netlist as shown in Figure For this implementation,

$$
\begin{aligned}
& M(2)=6 M Z I \\
& D(2)=2 \Delta
\end{aligned}
$$



Figure: Schematic diagram of 4-to-1 MUX
Similarly, an $(8 \times 1)$ multiplexer can be built using two $(4 \times 1)$ and one $(2 \times 1)$ multiplexers, for which

$$
\begin{aligned}
& M(3)=6 * 2+2=14 M Z I \\
& D(3)=3 \Delta
\end{aligned}
$$

Generalizing, an ( $2 n \times 1$ ) multiplexer can be built using two ( $2 n-1 \times 1$ ) and one ( $2 \times 1$ ) multiplexers. We have seen earlier that $M(1)=2, M(2)=6$, and $M(3)=$ 14. We can express the optical cost $M(n)$ as a recurrence relation and solve it as follows

$$
\begin{aligned}
& M(n)=2 \cdot M(n-1)+M(1) \\
& =2 \cdot M(n-1)+2 \\
& =2[2 \cdot M(n-2)+2]+2=22 \cdot M(n-2)+22+2 \\
& =22[2 \cdot M(n-3)+2]+22+2 \\
& =23 \cdot M(n-3)+23+22+2 \\
& \cdots \\
& =2 n-1 \cdot M(1)+2 n-1+2 n-2+\cdots+2 \\
& =2 n+2 n-1+\cdots+2 \\
& =(2 n+1-2) M Z I(1)
\end{aligned}
$$

Since the number of MZI stages is equal to the number of multiplexer select lines in the final netlist, we can write the delay for an ( $2 n \times 1$ ) multiplexer as

$$
D(n)=n \Delta(2)
$$

## C. Reversible implementation of the multiplexer

The all-optical implementations of multiplexer as discussed in the previous subsection are not reversible. One possible approach to have a reversible implementation of a multiplexer is to define a suitable reversible embedding for a ( $2 \times 1$ ) multiplexer, and use it to build larger multiplexers.

## A.Optimization rules

It may be observed that in the all-optical multiplexer-based realization of functions, some of the MZI switches have constant inputs (0 or 1). Some of these MZI switches may be eliminated from the final netlist. These may be summarized in terms of the following four optimization rules.
a) If the upper input of a MZI switch is 0 , both the outputs will be 0 's and the switch can be deleted from the netlist.
b) If the lower input of a MZI switch is 0 , the upper output will also be 0 , and the upper input will get copied to the lower output. In this case also, the MZI switch can be deleted
c) If the upper input of a MZI switch is 1 , the two outputs will be respectively the lower input and its complement. A MZI switch in this configuration can be used as an Inverter
d) If the lower input of a MZI switch is 1 , the upper input gets copied to the upper output, and the lower output becomes 0 . Here again the switch can be deleted.


Figure: The optimization rules

## 4.EXPERIMENTAL RESULTS

A summary of the results has been tabulated in Table.The tabular form represents the parameters of the normal \& MZI based multiplexers.The figures below
represent the schematic diagrams of MZI based 2-to-1 \&4-to-1 mutiplexers.

It may be noted that the delay as reported in table for the proposed approach uses a straightforward multiplexer based realization without using the optimization rules as discussed in the previous section. If the rules are used, significant reductions in the number of MZI switches are expected. The table shows that the optical costs for some of the benchmarks are less in the proposed approach, while for some others it is more. However, the delays are significantly less for all the benchmarks in the multiplexer based approach.


Figures: Schematic diagrams of MZI based 2-to-1 multiplexer



Figures: Schematic diagrams of MZI based 4-to-1
multiplexer

| Parameters | Normal multiplexer | MZI based multiplexer |
| :--- | :---: | :---: |
| Delay for 4x1 multiplexer | 7.303 ns | 7.249 ns |
| Delay for 2x1 multiplexer | 7.2 ns | 7.111 ns |
| No. of 4 input LUT'S used for <br> 4X1 multiplexer | 2 | 7 |
| No. of occupied slices for 4x1 <br> multiplexer | 1 | 4 |
| Total no. of 4 input LUT'S for <br> 4x1 multiplexer | 2 | 7 |
| No. of bonded IOB'S for 4x1 <br> multiplexer | 1 | 13 |
| No. of 4 input LUT'S used for <br> 2x1 multiplexer | 1 | 3 |
| No. of occupied slices for 2x1 <br> multiplexer | 1 | 2 |
| Total no. of 4 input LUT'S for <br> 2x1 multiplexer | 4 | 3 |
| No. of bonded IOB'S for 2x1 <br> multiplexer | 1 | 6 |

Table 1
Parameters of normal and MZI based multiplexers


Figure: Verification on Spartan3AN evaluation kit

International Research Journal of Engineering and Technology (IRJET)
e-ISSN: 2395-0056

## 5. CONCLUSION

In this paper all-optical implementation of multiplexers using Mach-Zehnder Interferometer (MZI) based switches have been presented, along with analysis of the corresponding costs and delays. Using one ancilla line, a reversible implementation of multiplexer is also proposed. A method for reversible implementation of functions using MZI switches and some optimization rules have also been presented. Experimental results for some of the benchmarks reveal that the proposed all-optical implementation results in significantly less delay as compared to the one based on conventional reversible gate implementations. Comparison with a recent work for the 13 standard 3-variable functions has also been reported, which demonstrates significant improvements both in terms of optical cost and delay.

## 6.REFERENCES

[1] A. Al-Zayed and A. Cherri. Improved all-optical modified signed digit adders using semiconductor optical amplifier and Mach-Zehnder interferometer. Optics and Laser Technology, 42(5):810-818, 2010.
[2] C. Bennett. Logical reversibility of computation. Journal of IBM Research and Development, 17:525-532, 1973.
[3] T. Chattopadhyay. All-optical symmetric ternary logic gate. Optics and Laser Technology, 42(6):10141021, 2010.
[4] T. Chattopadhyay. All-optical modified Fredkin gate. IEEE Journal of Selected Topics in Quantum Electronics, 18(2):585-592, 2012.
[5] R. Feynman. Quantum mechanical computers. Optic News, 11:11-20, 1985.
[6] E. Fredkin and T. Toffoli. Conservative logic. Inernational Journal of Theoretical Physics, 21:219-253, 1982.
[7] J. Kim, J.-S. Lee, S. Lee, and C. Cheong. Implementation of the refined Deutsch-Jozsa algorithm on a three-bit NMR quantum computer. Physical Review A (Atomic, Molecular, and Optical Physics), 62(5):2737, 2000.
[8] S. Kotiyal, H. Thapliyal, and N. Ranganathan. MachZehnder interferometer based all optical reversible

NOR gate. In Proc. of IEEE Computer Society Annual Symposium on VLSI, pages 207-212, 2012.
[9] S. Kotiyal, H. Thapliyal, and N. Ranganathan. MachZehnder interferometer based design of all optical reversible binary adder. In Proc. Of Design, Automation and Test in Europe (DATE), pages 721-726, 2012.
[10] R. Landauer. Irreversibility and heat generation in computing process.Journal of IBM Research and Development, 5:183-191, 1961.

