p-ISSN: 2395-0072

AN INTERLEAVED

HIGH STEP-DOWN CONVERSION RATIO BUCK CONVERTER WITH LOW SWITCH VOLTAGE STRESS

Jeema Jose¹, Jubin Eldho Paul²

¹PG Scholar, Department of Electrical and Electronics Engineering, Ilahia College of Engineering and Technology, Muvattupuzha, Mulavoor P O, Kerala, India.

²Assistant professor, Department of Electrical and Electronics Engineering, Ilahia College of Engineering and Technology, Mulavoor P.O, Muvattupuzha, Kerala, India.

Abstract - This paper present a non-isolated interleaved buck converter, constituted by two switches, two diodes, two voltage balance capacitors, and three inductors. It is similar to a three level buck converter, but the two switches interleaved to share the converter power between the two interleaved modules. The interleaving technique reduce the voltage stress across the switch approximately equal to half the input voltage and peak current through the switch to half of the load current. So the converter is suitable for high power applications. Also it has low switching losses and used for high frequency applications. Higher frequency converters have reduced component size. The converter operates in continuous conduction mode for wider range of operation. The in front voltage balance capacitors helps in automatically balancing the inductor current. So it requires no complex current control methods. Simulation of the new interleaved buck converter is done with 200V Dc input, 240W output power, and 50 KHz frequency.

Key Words: Interleaved Buck Converter (IBC), dutycycle (D), Voltage stress, Automatic uniform current sharing....

1. INTRODUCTION

An interleaved buck converter (IBC) is widely used as a non-isolated, step-down, high-output-current, and low output current ripple converter with simple control and structure. Interleaving technique connects dc-dc converters in parallel to share the power flow between two or more conversion chains it implies a reduction in the size, weight and volume of inductors and capacitors. The proposed converter has conversion ratio approximately half of conventional IBC for small duty cycles, smaller the D better the bucking. In conventional IBC use of small D to achieve better conversion ratio have disadvantages like, increasedlosses, peak current of switch, and increased input

current ripple so size of input filter also increases. The simple control chips produce a PWM signal with little mismatch in D compared to other interleaved module, due to difference in driver and power switches. So the converter module with higher duty ratio operates in CCM (continuous conduction mode) and the other module in DCM (discontinuous conduction mode). To solve the above mentioned problems of un-balanced current-sharing, the capacitive voltage division is introduced by two separate input capacitors; the main objectives of the new voltage-divider circuit in the converter are both dividing the input voltage for reducing voltage stresses of active switches and also for increasing the step-down conversion ratio. As a result, the converter possesses the low switch voltage stress characteristic. Moreover, due to the charge balance of the capacitor, the converter features automatic uniform current sharing characteristic of the interleaved phases without adding extra complex control circuitry. Also since the two input switches are operating in continuous conduction mode by automatic uniform current sharing characteristic, the input current to the switches are also continuous.

The proposed converter can be used for high power applications like, distributed power systems, battery storage systems, VRMs (Variable Regulator Modules) of CPU board, battery chargers, fuel cell battery storage, led drivers etc. Conventional IBC in high input voltage or high power applications have disadvantages like, voltage stress of switch equal to input voltage so high voltage rated devices are used. High-voltage rated elements suffers from high on-state resistance which means high switching losses. Also high output capacitor is used, so the size and cost of the converter are increased. The proposed converter has voltage stress equal to half of input voltage due to presence of input voltage divider. The proposed IBC is IRIET Volume: 04 Issue: 03 | Mar -2017

www.irjet.net

e-ISSN: 2395 -0056 p-ISSN: 2395-0072

designed for high switching frequency and high power applications. Higher switching frequency implies reduced component size and cost of the converter.

PROPOSED CONVERTER

The proposed converter is similar to a threelevel buck converter, but the two input capacitors are not connected to each other, and also, there is an auxiliary inductor at the converter output stage. The two active switches are controlled by two PWM pulses 180° out of phase. The operation and the key waveforms of the proposed converter for D < 0.5 and D > 0.5 are explained.




Fig-1: Circuit Diagram of Proposed IBC

3. MODES OF OPERATION- D<0.5

3.1 Mode 1

During this mode switch Q₁ and D₂ are turned on, while Q_2 and D_1 are turned off. The charge on C_{in1} is discharging and I_{L1} is increasing. Inductor L₂ is releasing its energy to L₀. C_{in2} is charging from input voltage. Also get the KVL for three loops.

3.2 Mode 2

During this mode switch Q_1 and Q_2 are turned off, while D_1 and D_2 are turned on. The inductors L_1 and L₂ are releasing its energy to load L₀. Input capacitors C_{in1} and C_{in2} are charging through separate paths. Get the KVL for four loops.

3.3 Mode 3

During this mode switch Q₂ and D₁ are turned on, while Q_1 and D_2 are turned off. The charge on C_{in2} is discharging and I_{L2} is increasing. Inductor L₁ is releasing its energy to Lo. Cin1 is charging from input voltage. Get the KVL for three loops.

3.4 Mode 4

Mode 4 operation is same as mode 2. In this mode the two switches are turned off and there are four conduction paths. It includes two discharging

paths of inductor L₁ and L₂ and two charging paths of input capacitors C₁ and C₂. Therefore the KVL equations are same as Mode 2.

4. MODES OF OPERATION- D>0.5

The mode 1 and mode 3 of opertaion for D<0.5 and D>0.5 are same.

4.1 Mode 2 and 4

In these modes switches Q_1 and Q_2 are turned on and diodes D₁ and D₂ are turned off. Both the input capacitors are discharging its charge to Lo via L_1 and L_2 . Output inductors are also charging from input voltage.

5. DESIGN

5.1 Gain Derivation

Considering equation the equation for $V_{Lo}(t)$ for one switching period is zero, that is the volt-second balance (VSB) equation for L_o in one switching period, $V_{\rm Lo}$ is given as:

$$V_{Lo}(t) = 0. (1)$$

The voltage-second balance equation for L1 is obtained as follows,

$$V_{L10N} * T_{ON} + V_{L10FF} * T_{OFF} = 0 (2)$$

Substitute for above equation from KVL equations, we

$$(V_{Cin1} - V_{out})DT = V_{out}(1 - D)T$$
 (3)

Similarly for L₂, the voltage-second balance equation for L₂ is obtained as;

$$(V_{Cin2} - V_{out})DT = V_{out} * (1 - D) T$$
 (4)

Gain of the proposed converter can be obtained as follows:

$$\frac{\text{Vout}}{\text{Vin}} = \frac{D}{2-D} \tag{5}$$

Moreover, V_{Cin} is

$$Vcin = \frac{Vin}{2-D} \tag{6}$$

The components are designed based on the assumption that Capacitors C_{in1} , C_{in2} , and C_o is large enough so that their voltage variations can be ignored. Also the currents in L_1 and L_2 are constant. Circuit is designed considering $C_{\text{in}1}$ = $C_{\text{in}2}$ and L_1 = L_2 .

$$L_1 = L_2 = \frac{VoTs(1-D)}{\Delta IL}$$

$$C_{\text{in1}} = C_{\text{in2}} = \frac{\frac{\text{IoD}(1-2D)T}{(2-D)\Delta Vcin}}{(2-D)\Delta Vcin}$$

$$Co = \frac{\Delta IL}{8(\Delta Vo - \Delta IL * ESR) fs}$$

5.2 Voltage Stress

ISO 9001:2008 Certified Journal

www.irjet.net

e-ISSN: 2395 -0056 p-ISSN: 2395-0072

From mode 1, when D_1 is off voltage across

diode1 is
$$V_{cin1} = V_{cin} = \frac{V_{in}}{2-D}$$

When Q_2 is off, voltage across switch 2 is, V_{cin2}

$$V_{cin2} = Vcin = \frac{Vin}{2-D}$$

From mode 3, when D₂ is off voltage across diode2 is, V_{cin2}

$$V_{cin2} = Vcin = \frac{Vin}{2-D}$$

When Q_1 is off voltage across switch 1 is, V_{cin1}


$$V_{cin1} = Vcin = \frac{Vin}{2-D}$$

6. SIMULATION RESULTS- D<0.5

For simulating the above buck converter choose the following values. I had assumed that ΔI_L = $20\% I_o$ and $\Delta V_{OUT} = 20\% V_{OUT}$ and $\Delta I_0 = 40\% I_0$. Based on the above equation capacitor and inductor values are calculated using the parameters given in table.

Table-1: Simulation Parameters

S.I No	Parameters Used	Specification
1	Power	240W
2	Input voltage	200Volt
2	Output voltage	24Volt
3	Output current	10A
4	Frequency	50Khz
5	Capacitor(C _{in1} &C _{2in2})	11μF
5	Inductors(L ₁ &L ₂)	192μΗ
6	Output inductor	96 μΗ
7	Output capacitor	2 μF
8	R load	2.4Ω



Based on chosen values of input the component values and output is calculated theoretically using the equations obtained from steady state analysis.

6.1 Output Voltage

Output voltage is obtained by multiplying gain of the converter with input voltage, So calculated and simulated result are given below,

$$Gain = \frac{Vout}{Vin} = \frac{D}{2-D} = 0.12$$

Output voltage = 0.112*200 = 24VINPUT VOLTAGE




Fig-3: Input and Output Voltages Input and output current waveforms are given below, Output current = $\frac{p_0}{V_0}$ = 10A

Input current = 1.2A




Fig-4: Input and Output Currents

6.2 Voltage Stress

The voltage stress of switch and diode are obtained

Switch voltage stress = diode voltage stress = $Vcin = \frac{Vin}{2-D} = 110V$



Fig-5: Voltage Stress

6.3 Current Stress


The current stress of switch and diode are obtained from following equations:

Peak current stress of switches

$$= \frac{\text{V0}(1-\text{D})\text{T}}{2.\text{L}} + \frac{\text{I0}}{2-\text{D}} = 6.5\text{A}$$

Average current stress of diodes

$$= V_S = \frac{I_0}{2-D} = 5.58A$$



7. SIMULATION RESULTS- D>0.5

For simulating the above buck converter choose the following values. I had assumed that ΔIL = 20% Io and ΔVO UT = 20% VOUT and ΔI_0 =40% I_0 . Based on the above equation capacitor and inductor values are calculated using the parameters given in table.

Table-2: Simulation Parameters

S.I No	Parameters Used	Specification
1	Power	240W
2	Input voltage	200Volt
2	Output voltage	85Volt
3	Output current	2.8A
4	Frequency	50Khz
5	Capacitor(C _{in1} &C _{2in2})	3.3µF
5	Inductors($L_1\&L_2$)	0.34mH
6	Output inductor	48 μΗ
7	Output capacitor	0.16 μF
8	R load	30Ω

7.1 Output Voltage

Output voltage is obtained by multiplying gain of the converter with input voltage, So calculated and simulated result are given below,

$$Gain = \frac{Vout}{Vin} = \frac{D}{2-D} = 0.428$$

Output voltage = 0.428*200 = 85V





Fig-7: Input and Output Voltages Input and output current waveforms are given below, Output current = $\frac{p_0}{V_0}$ = 2.8A

Input current = 1.19A






Fig-8: Input and Output Currents

7.2 Voltage Stress

The voltage stress of switch and diode are obtained as: Switch voltage stress = diode voltage stress =

$$Vcin = \frac{Vin}{2-D} = 142V$$




Fig-9: Voltage Stress

e-ISSN: 2395 -0056 p-ISSN: 2395-0072

8. CONCLUSION

In the discussed converter input voltage is divided into two thus the voltage stresses of active switches are reduced to half the input voltage and also increased the step-down conversion ratio. As a result, the converter possesses the low switch voltage stress characteristic. Moreover, due to the voltage balance capacitor, the converter features automatic uniform current sharing characteristic of the interleaved phases without adding extra complex control circuitry. Also since the two input switches are operating in continuous conduction mode by automatic uniform current sharing characteristic, the input current to the switches are also continuous.

The future scope and applications of paper are high power applications, distributed power systems, battery storage systems, VRMs of CPU board, battery chargers, fuel cell battery storage, led driver etc.

Recommended modifications for the circuit are increasing the number if interleaving to increase step down conversion and also introducing an efficient rectifier in front for applications like power supply for electronics equipments.

9. REFERENCES

- [1]. Morteza Esteki, Behzad Poorali, Ehsan Adib, and HoseinFarzanehfard (2015) "Interleaved Buck Converter with Continuous Input Current, Extremely Low Output Current Ripple, Low Switching Losses, and Improved Step-Down Conversion Ratio" *IEEE Trans. Ind. Electron.*, vol.62. no.8, pp. 4796-4776.
- [2]. **X. Du, L. Zhou, and H.-M. Tai** (2009) "Double-frequency buck converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1690–1698.
- [3]. K. Yao, Y. Mao, X. Ming, and F. C. Lee (2005) "Tapped-inductor buck converter for high-step-down dc-dc conversion," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 775–780.
- [4]. P.-W. Lee, Y.-S. Lee, D. K.-W. Cheng and X.-C. Liu (2000) "Steady-state analysis of an interleaved boost converter with coupled inductors," *IEEE Trans. Ind. Electron.*, vol. 47, no. 4, pp. 787–795.
- [5]. C.-T. Pan, C.-F. Chuang, and C.-C. Chu (2014) "A novel transformer less interleaved high

- step-down conversion ratio dc-dc converter with low switch voltage stress," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5290–5299.
- [6]. J. Garcia, A. J. Calleja, E. López rominas, D. Gacio Vaquero, and L. Campa, (2011) "Interleaved buck converter for fast PWM dimming of high brightness LEDs," *IEEE Trans. Power Electron.*, vol. 26, no. 9, pp. 2627–2636.
- [7]. X. Ruan, B. Li, Q. Chen, S.-C. Tan, and C. K. Tse (2008) "Fundamental considerations of three-level dc-dc converters: Topologies, analyses, control," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 11, pp. 3733–3743.
- [8]. **I.-O. Lee, S.-Y. Cho and G.-W. Moon** (2012) "Interleaved buck converter having low switching losses and improved step-down conversion ratio," *IEEE Trans. Power Electron*, vol. 27, no. 8, pp. 3664–36751.