

A Simplified Topology for Nine level Modified Cascaded H-bridge Multilevel Inverter with Reduced Number of Switch & Low THD

Vivekkumar.A.Patel¹, Prakash.K. Jariwala², Divyakant.V.Parmar³, Pratik.B.Patel⁴, Priyank.D.Patel⁵

¹Assistant professor, electrical Engg, Mahavir Swami college of Engg. & Tech, Surat, Gujarat, India

²³⁴⁵Student, electrical Engg., Mahavir Swami college of Engg. & Tech, Surat, Gujarat, India

_____***_____

Abstract - Multilevel inverter is used in applications that need high voltage and high current. The topology of multilevel inverter has several advantages such as lower THD, better output waveform and higher efficiency for a given quality of output waveform. Multilevel inverter has the advantage of its reduced number of devices compared to conventional cascaded H-bridge multilevel inverter. According to this we are going to make inverter for output of Single phase 9-level .Motor is driven with this inverter for testing purpose. The verification of MLI is done using MATLAB.

Key Words: Cascade H-bridge ; Sources ; Switches & MATLAB simulation.

1.INTRODUCTION

An *inverter* is an electric that changes direct power (DC) to alternating power (AC). The application areas for the the Uninterrupted inverters includes Power Supply(UPS), as inverter as power backup for home etc.The concept of multilevel Inverter (MLI) is kind of modification of two-level inverter. In multilevel inverters we don't deal with the two level voltage instead in order to create a smoother stepped output waveform, more than two voltage levels are combined together. Smoothness of the waveform is proportional to the voltage levels, as we increase the voltage level the waveform becomes smoother[1].

Multilevel inverter is very effective and practical solution for increasing power & reduction harmonic of AC waveform. Three types of Multilevel inverters:

- 1- Diode clamped
- 2- Flying capacitor
- 3- The cascade H-bridge
- a) Asymmetric cascade H-bridge multilevel inverter

b) - Symmetric cascade H-bridge multilevel inverter

The unequal voltage balancing among the DC link capacitors that leads to an increase in clamping diodes as the voltage level increases, can be considered as the limitation of the diode clamped at a higher level. The flying capacitor multilevel inverter circuits becomes complex as a large number of capacitor are required at higher voltage levels. The cascade H-bridge multilevel inverter topology can be an acceptable option for high voltage applications. We are used the Symmetric cascade H-bridge multilevel inverter. Number of switches & Sources are reduce. Increase the efficiency of inverter. The single phase Hbridge cell; which is the building block for the cascade Hbridge inverter is associated with separate dc sources[5];[12]

2. SYSTEM OVERVIEW

This paper proposes the comparison of different topologies of cascaded multilevel inverters.

Table 2:- Per phase switching status of the proposed 9-level										
inverter										
Output Voltage	S1	S2	S 3	S 4	S5	S'1	S'2	S'3	S'4	S'5
4V	1	0	0	1	0	1	0	0	1	0
3V	0	0	0	1	1	1	0	0	1	0
2V	0	0	0	1	1	0	0	0	1	1
v	1	0	1	0	0	0	1	0	0	1
0	1	0	1	0	0	1	0	1	0	0
-V	0	1	0	1	1	0	0	0	0	1
-2V	0	1	0	0	1	0	0	0	1	1
-3V	0	0	1	0	0	0	1	1	0	1
-4V	0	1	1	0	0	0	1	1	0	0

ISO 9001:2008 Certified Journal Page 1



The multilevel inverter topology also produces 5-level with 5 switches & 9-level with 10 switches. A 5-level inverter required 2 battery sources. A 9-level inverter required 4 battery sources.



Figure -1:5-level cascaded multilevel inverter

Table 1:- Per phase switching status of the proposed 5-level inverter						
Output Volt.	Q ₁	Q ₂	Q ₃	Q4	Q 5	
+V _{dc}	1	0	0	1	0	
$+V_{dc}/2$	0	0	0	1	1	
0	0	0	1	1	0	
-V _{dc}	0	1	1	0	0	
-V _{dc} /2	0	1	0	0	1	





3. SIMULATION RESULTS

The simulation model was designed using MATLAB/Simulink Software. The gating signals for the inverter are generated by using multicarrier pulse width modulation technique



Fig 3 MATLAB simulation circuit diagram for Circuit for 5 level multilevel inverter topology



International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 IRJET Volume: 04 Issue: 04 | Apr -2017 www.irjet.net p-ISSN: 2395-0072



Fig 4 Gate pulses of 5-level multilevel inverter topology



Fig 5 output voltage of 5-level multilevel inverter topology



Fig 6 5-level multilevel inverter topology with multicarrier modulation THD=20.28%



Fig 7 MATLAB simulation circuit diagram for Circuit for 9 level multilevel inverter topology



International Research Journal of Engineering and Technology (IRJET)e-ISSN: 2395 -0056Volume: 04 Issue: 04 | Apr -2017www.irjet.netp-ISSN: 2395-0072



Fig 8 Gate pulses of 9-level multilevel inverter topology



Fig 9 output voltage of 9-level multilevel inverter topology



Fig 10 9-level multilevel inverter topology with multicarrier modulation THD=10.25%



Fig 11 9-level multilevel inverter topology with using Motor load.





Fig 12 Torque wave-form



Fig 13 Rotor wave-form

Multilevel inverter	Number of battery source	Number of switches	Number of diodes	THD (%)	[1]
5-level cascaded multilevel inverter	2	5	4	20.28%	[2]
9-level cascaded multilevel inverter	4	8	8	10.25 %	[3]

Table 3:- Comparisons of various Topologies						
Topology / Parameters	Flying capacitor	Diode clamped	C H	ascaded I bridge	Modified multilevel inverter	
Voltage imbalance	High	Average		Very small	Very small	
Circuit complexity Cost	Less complex to diode clamped High	Complex Low		Less complex ompared to Flying capacitor High compare	Less complex compared to Cascaded H bridge Less compare	
			1	to diode clamped	to Cascaded H bridge	
Author's 9- level cascaded multilevel inverter	4	8		8	13.15%	

4. CONCLUSION

Comparing the result of different topologies prove that 9 level inverter is better as it gives low THD with reduce number of switches. Author's 9-level cascaded multilevel inverter THD is 13.15%; It's compare to our THD is 2.9% less. So, Our 9-level cascaded multilevel inverter is better to Author's 9-level cascaded multilevel inverter.

REFERENCES

- Divya Subramanian and Rebiya Rashee, "Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, (An ISO 3297: 2007 Certified Organization) Vol. 2, Special Issue 1, December 2013
- C.NavabalachandruPG Scholar, "Performance Of Variable Frequency Is PWM Technique For a Cascaded MLI".Department of Electrical Engineering,Sona College Of Technology, Salem-5, Tamil Nadu, India.
- B.AshokPG Scholar, , "Performance Of Variable Frequency Is PWM Technique For a Cascaded MLI". Department of Electrical Engineering, Sona College Of Technology, Salem. 5, Tamil Nadu, India.
- "A Comprehensive R. Akhil Raj', Study on [4] Asymmetrical Source Configuration in Conventional and Novel Multilevel Inverter Topologies for PV

© 2017, IRJET

Т

International Research Journal of Engineering and Technology (IRJET) e-ISS

IRJET Volume: 04 Issue: 04 | Apr -2017

www.irjet.net

System."

Research Scholar, EED, MANIT Bhopal M.P. India.

[5] Soubhagya Kumar Dash',"A Comprehensive Study on Asymmetrical Source Configuration in Conventional and Novel Multilevel Inverter Topologies for PV System."

Research Scholar, EED, MANIT Bhopal M.P. India.

[6] RKDhatrak, :- "A Comprehensive Study on Asymmetrical Source Configuration in Conventional and Novel Multilevel Inverter Topologies for PV System."

Research Scholar, EED, MANIT Bhopal M.P. India.

- [7] R. Uthirasamy, "Structure of 15-Level Sub-Module Cascaded H-Bridge Inverter for Speed Control of AC Drive Applications."Department of Electrical and Electronic Engineering, Jansons Institute of Technology, Coimbatore, Tamilnadu, India.
- [8] U.S. Ragupathy," Structure of 15-Level Sub-Module Cascaded H-Bridge Inverter for Speed Control of AC Drive Applications."Department of Electronics and Instrumentation Engineering, Kongu Engineering College, Erode, Tamilnadu, India.
- [9] G.Arunkumar, "A Simplified Topology for Seven Level Modified MLI with Reduced Switch Count Technique." Department of Electrical and Electronics Engineering, Akshaya College of Engineering & Tech., Coimbatore-109.
- [10] A.Prakash,"A Simplified Topology for Seven Level Modified MLI with Reduced Switch Count Technique." Department of Electrical and Electronics Engineering, Akshaya College of Engineering & Tech., Coimbatore-109.
- [11] Mahajan SagarBhaskarRanjana," Multilevel Inverter with Level Shifting SPWM Technique Using Fewer Number of Switches For Solar Applications."Department of Electrical & Electronics Engineering Marathwada Institute of Technology (MIT), Aurangabad, INDIA- 431028.
- [12] PandavKiran Maroti2,"Multilevel Inverter with Level Shifting SPWM Technique Using Fewer Number of Switches For Solar Applications."Department of Electrical and Electronics Engineering Marathwada Institute of Technology (MIT), Aurangabad, INDIA-431028.

BIOGRAPHIES



Vivek Patel is a asst. professor in MSCET Surat. He has 1.5 year of experience in Electical Engineering.

Prakash K.Jariwala is final year student in electrical department in MSCET, Surat.



Divyakant.V.Parmar is final year student in electrical department in MSCET, Surat.



Pratik B.Patel is final year student in electrical department in MSCET, Surat.



Priyank D.Patel is final year student in electrical department in MSCET, Surat