

# Performance Evaluation of Various CMOS Full Adder Designs: A **Review**

Sai Venkatramana Prasada G S1\*, Dr.G Seshikala<sup>2</sup>, Dr.Niranjana S<sup>3</sup>, Rashmi P C<sup>4</sup>

<sup>1</sup>Assistant Professor, Dept. of E &C, Srinivas School of Engg., Mukka, Surathkal, Mangalore -574146 Research scholar, School of E&C, Reva University, Bangalore -560064 <sup>2</sup>Professor, School of E&C, Reva University, Bangalore -560064 <sup>3</sup>Associate Professor-Senior Scale, MIT, Manipal University, Manipal, Udupi -576104 <sup>4</sup>Assistant Professor, Dept. of CS&E, Srinivas School of Engg., Mukka, Surathkal, Mangalore -574146 

**Abstract** - In VLSI systems like microprocessors and application-specific DSP architectures, the basic arithmetic operation which is extensively used is 'Addition'. The overall performance of most of the systems is determined by the adders. Power consumption, speed and area are important but conflicting design aspects. Many researchers have worked on full adder designs using various technologies. Present paper deals with exhaustive review of literature based on full adder designs.

Key Words: Full adder, Gate diffusion input, MAC, PDP, Propagation delay.

### **1.INTRODUCTION**

Addition is one of the fundamental arithmetic operations, which is used extensively in many VLSI systems. Adders determine the overall performance of the circuits. There is a need to find out high performance full added circuits, which can be used to design more complex circuits like multipliers, MAC, filters etc. This article presents a review of the work done in different full adder circuits designed using different number of transistors and technologies by various researchers.

## **2.RELATED WORK**

Partha Bhattacharyya, Bijoy Kundu, Sovan Ghosh, Vinay Kumar and Anup Dandapat proposed a low power hybrid 1-bit full adder[1]. The simulation was carried out using Cadence Virtuoso tools with 180/90nm technology. The average power, delay, PDP of proposed full adder were compared with other standard design approaches like complementary pass transistor logic, transmission gate adder, transmission function adder and other designs. The improved PDP was offered by the proposed 1-bit adder.

Yi WEI, Ji-zhong SHEN[2] proposed a novel 1-bit full adder cell using 8T. In order to reduce the power consumption and minimize the transistor count, one inverter and three multiplexers are used. The PDP, power dissipation and propagation delay of proposed 8T adder were compared with other adder designs using HSPICE simulations. They

concluded that the proposed 8T adder has lower PDP and lower power consumption.

Mariano Aguirre-Hernandez and Monico Linares-Aranda[3] designed two full adders which consumes low power, high speed and reduced PDP with an alternative logic structures and pass transistor logic styles. They compared proposed full adders with other full adders. Proposed full adders exhibited an average PDP advantage of 80% with only 40% of relative area. All the full adder circuits were designed with a 0.18µm technology and tested using a comprehensive testbench.

D.V.Morozov and M.M.Pilipko[4] implemented a single bit CMOS adder with enhanced performance. This adder design consists of separate circuits which operates in parallel for obtaining the Sum and Carry signals. The circuit for the 'Sum' signal is a sequential connection of two XOR gates. The design is simulated using Cadence software with 0.18µm CMOS technology at the supply voltage of 1.8V. Because of the in-parallel operation of Sum and Carry, a decrease in the delay times and decrease in the number of transistors were achieved.

Yingtao jiang, Abdulkarim Al-Sheraidah, Yuke wang, Edwin Sha and Jin-Gyun Chung presented a novel low power multiplexer based 1-bit full adder constructed using 6 identical multiplexers and a total of 12 transistors[5]. Simulations were carried out using HSPICE to evaluate MBA-12T and five other adders including SERF, 10T adders and 28T adder. MBA-12T adder consumes 23% less power than the 28T adder. MBA-12T adder was 64% speedier than the fastest of all other designs.

Deepak Garg, Mayank Kumar Rai, [6] proposed the implementation of full adder 3T XOR and 2-to-1 multiplexer modules were used and with total 8Transistors. Proposed full adder was compared against 10T full adder, 12T full adder, 16T full adder, 28T full adder. Here results are simulated through TANNER-EDA with 2.3 supply voltage based on 0.18um CMOS technology. Authors said that, compared to other full adders 8T adder successfully embeds the buffering circuit. 3T XOR based full adder gives high

speed, low voltage, and that lead to less energy consumption. As the transistor count is less it consumes less chip area, less cost of manufacturing, that was done via designing and simulating the layout.

The work carried out by **Deepali Sandhu, Sudhir Singh, Satwinder Singh**[7] presented the comparison of low voltage, high speed full adder circuits. Here hybrid design full adder approach combined in a single unit, and adder is designed using XOR-XNOR. Authors also discussed the conventional full adder combined with MOSCAP is called hybrid design. This technique helps to reduce propagation delay, power consumption, and area of the chip design. Simulation results in terms of delay, power, power delay product (PDP) are compared against conventional CMOS, TG, and hybrid adder circuits.

Shipra Mishra, Shelendra Singh Tomar, Shyam Akashe, in "Design low power 10T full adder using process and circuit techniques" [8] analyzed 10T full adder for minimizing the leakage current, leakage power and boost up the speed. This analysis carried out in different process and circuit techniques. To minimize the leakage power, minimum transistors were used, and made variation in transistor dimension for reducing leakage current. These simulations carried out through Cadence environment virtuoso tool with a 0.45µm technology and for different supply voltages. This also expresses that, design lines need to select suitable to required design features. On implementing on deep sub micron method CMOS leakage current reduced at the process level. Most of the power consumption decreased at the circuit level by constructing designs using less number of MOSFETs.

The authors, **Saradindu Panda, A. Banerjee, B. Maji, Dr. A. K. Mukhopadhyay**,[9] proposed the evolution of full adder to achieve high performed full adder in all important parameters. Starting from conventional 28T CMOS full adder, 20T transmission gate full adder, 14T full adder, 10T static energy recovery full adder, 10T realized using GDI (gate diffusion input), 9TA, and 9T B full adder, at last 8T full adder. All the adders have advantages and disadvantages with their respect. GDI based adder performed better but fabrication of MOSFET are cost effective, fabrication process is twin well CMOS SOI (silicon on chip). TG (transmission gate) based adders showed low average delay, but 14T full adder had low power delay product. Authors concluded that, 8T full adder is the best option for optimization of power and delay.

Saravanan R, Kalaiyarasi M, S. Jim Hawkinson, D Sathya, [10] presented that in order to achieve high speed, low power dissipation, and power delay product various techniques can be used, such as hybrid CMOS logic style to decrease PDP, Gate diffusion input (GDI) logic styles, and alternative internal logic styles. Authors also presented full voltage swing along with high speed, low power dissipation. There was an evolution in full adder parameters by conducting different experiments from different designs. Initial design was the hybrid logic style, later constructed by utilizing GDI based full adder, and GDI technique also eradicated from construction of full adder with XOR/XNOR. This approach provided the high speed, very low power, and voltage swing. This work was compared with the other full adder in 1-bit, 2-bit, 4-bit, 8-bit and 16-bit structures and this technique was better. All designs were simulated in 180nm technology on Mentor Graphics tool and results are analyzed in test bench forms.

Karthik Reddy. G [11] said that in integrated circuits power consumption and leakage power is the major concern. By lowering the power consumption of full adder, power consumption of ALU would be reduced which in turn reduces the power consumption of processors. Here the author proposed that designing low power and less transistor count full adder on cadence tool and virtuoso platform with 180nm n-well CMOS technology with supply voltage of 1.8V and frequency of 100MHz. Newly designed 6T full adder saved 93.1% of power compared to 28T adder, SERF by 80.2%. It also highly performed than pass transistor and GDI techniques.

| Sl. | Title of the Paper       | Publisher  | Authors               | Language or | Conclusion                    |
|-----|--------------------------|------------|-----------------------|-------------|-------------------------------|
| No  |                          | & Year     |                       | Tool used   |                               |
| 1   | Performance Analysis of  | IEEE 2015  | Partha Bhattacharyya, | Cadence     | Improved PDP was offered by   |
|     | a Low-Power High-        |            | Bijoy Kundu, Sovan    | with        | proposed 1-bit full adder     |
|     | Speed Hybrid 1-bit Full  |            | Ghosh, Vinay Kumar    | 180/90nm    |                               |
|     | Adder Circuit            |            | and Anup Dandapat     | technology  |                               |
| 2   | Design of a low power 8- | Journal of | Yi WEI,Ji-zhong SHEN  | HSPICE      | Proposed 8T adder has lower   |
|     | transistor 1-bit full    | Zhejiang   |                       |             | power consumption             |
|     | adder cell               | University |                       |             |                               |
|     |                          | -SCIENCE   |                       |             |                               |
|     |                          | C 2011     |                       |             |                               |
| 3   | CMOS Full-Adders for     | IEEE 2011  | Mariano Aguirre-      | HSPICE &    | Proposed full adder exhibited |
|     | Energy-Efficient         |            | Hernandez, Monico     | Nanosim     | PDP advantage of 80% with     |

#### Table -1: Survey of Different Full Adder Designs

Т



International Research Journal of Engineering and Technology (IRJET)

Volume: 04 Issue: 09 | Sep -2017

www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072

|    | Arithmetic Applications  |   | Linares-Aranda  | simulaion                                      | only 40% of relative area  |
|----|--|---|---|--|--|
| 4  | A Circuit Implementa-<br>tion of a Single-bit CMOS<br>Adder  | Russian<br>Microelect<br>ronics<br>2013 | D.V.Morozov,<br>M.M.Pilipko   | Cadence<br>with<br>0.180µm<br>technology       | A decrease in delay times &<br>number of transistors were<br>achieved  |
| 5  | A Novel Multiplexer –<br>Based Low-Power Full<br>Adder   | IEEE 2004                               | Yingtao jiang,<br>Abdulkarim Al-<br>Sheraidah, Yuke wang,<br>Edwin Sha, Jin-Gyun<br>Chung | HSPICE   | MBA-12T adder consumes<br>23% less power than the 28T<br>adder and 64% speedier than<br>the fastest of all other designs   |
| 6  | CMOS Based 1-Bit Full<br>Adder Cell for Low-<br>Power Delay Product  | IJECCT<br>2012                          | Deepak Garg, Mayank<br>Kumar Rai  | Tanner EDA<br>with 0.18μm<br>technology        | Proposed circuit has the<br>lowest PDP with a significant<br>improvement in silicon area<br>& delay  |
| 7  | Analysis of CMOS Full<br>Adder Circuits for Low<br>Voltage VLSI Design   | IJCSCE<br>2013                          | Deepali Sandhu, Sudhir<br>Singh, Satwinder Singh  |  | Designed adder circuits<br>exhibits less delay, power<br>consumption, PDP against<br>conventional CMOS, TG &<br>hybrid adder<br>cells  |
| 8  | Design Low Power 10T<br>Full adder Using<br>Process and Circuit<br>Techniques  | IEEE 2012                               | Shipra Mishra, Shelenra<br>Singh Tomar, Syam<br>Akashe                                    | Cadence<br>with 0.45µm<br>technology           | Proposed 10T full adder<br>consumes low power  |
| 9  | Power and Delay<br>Comparison in between<br>Different types of Full<br>Adder Circuits  | IJAREEIE<br>2012                        | Saradindu Panda,<br>A.Banerjee B.Maji,<br>Dr.A.K. Mukhopadhyay                            |  | Average power is low for GDI<br>full adder. Average delay is<br>low for TG based full adder.<br>PDP is low for 14T full adder.<br>8T full adder is best option<br>for optimization of power &<br>delay |
| 10 | Evaluation of Power<br>Delay Product for Low<br>Power Full Adder<br>Circuits based on GDI<br>Logic Cell using Mentor<br>Graphics | IJETAE<br>2014                          | Saravanan R,<br>Kalaiyarasi M, S. Jim<br>Hawkinson, D Sathya                              | Mentor<br>Graphics<br>with 180nm<br>technology | Proposed designs<br>demonstrate less power,<br>delay & PDP compared to<br>standard designs   |
| 11 | Low power-area designs<br>of 1bit full adder in<br>cadence virtuoso<br>Platform  | IJVLSI<br>2013                          | Karthik Reddy G   | Cadence<br>with 180nm<br>technology            | Proposed 6T full adder saved<br>93.1% power compared to<br>28T adder and saved 80.2%<br>power compared to SERF<br>design   |

# **3. CONCLUSIONS**

Adders are the very important structures in all most every VLSI designs. So the performance of adder decides the performance of VLSI designs. From the comparison among the adders, the performance parameters such as power, delay, power delay product for various full adder designs are different. The choice of full adder circuit can be made depending on the requirement using suitable technology.

## REFERENCES

- [1] Partha Bhattacharyya, Bijoy Kundu, Sovan Ghosh, Vinay Kumar, Anup Dandapat, "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit", IEEE transactions on VLSI systems, Vol-23, No.10, 2001-2008, Oct 2015.
- [2] Yi WEI, Ji-zhong SHEN, "Design of a low power 8transistor 1-bit full adder cell", Journal of Zhejiang University-science(computers & Electronics), 604-607,2011 12(7).

© 2017, IRJET

Т



- [3] Mariano Aguirre-Hernandez, Monico Linares-Aranda, "CMOS Full-Adders for Energy-Efficient Arithmetic Applications", IEEE transactions on VLSI systems, Vol-19, No.4, 718-721, April 2011.
- [4] D.V.Morozov, M.M.Pilipko, "A Circuit Implementation of a Single-bit CMOS Adder", Russian Microelectronics, Vol-42, No-2, 113-118, 2013.
- [5] Yingtao jiang, Abdulkarim Al-Sheraidah, Yuke wang, Edwin Sha, Jin-Gyun Chung, "A Novel Multiplexer –Based Low-Power Full Adder", IEEE transactions on circuits and systems-II,Vol-51,No-7,345-348,July 2004.
- [6] Deepak Garg, Mayank Kumar Rai., "CMOS Based 1-Bit Full Adder Cell for Low-Power Delay Product", IJECCT 2012, Vol. 2 (4), pp 18-23.
- [7] Deepali Sandhu, Sudhir Singh, Satwinder Singh., "Analysis of CMOS Full Adder Circuits for Low Voltage VLSI Design", ISSN 2319-7080 International Journal of Computer Science and Communication Engineering IJCSCE Special issue on "Recent Advances in Engineering & Technology" NCRAET-2013, pp 107-113.
- [8] Shipra Mishra, Shelenra Singh Tomar, Syam Akashe "Design Low Power 10T Full adder Using Process and Circuit Techniques", IEEE 978-1-4673-4603-0/12 2012 ,pp 325-328.
- [9] Saradindu Panda, A.Banerjee B.Maji, Dr.A.K.Mukhopadhyay., "Power and Delay Comparison in between Different types of Full Adder Circuits", ISSN 2278 – 8875, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. 1, Issue 3, September 2012, pp 168-172.
- [10] Saravanan R, Kalaiyarasi M, S. Jim Hawkinson, D Sathya, "Evaluation of Power Delay Product for Low Power Full Adder Circuits based on GDI Logic Cell using Mentor Graphics", ISSN 2250-2459, ISO 9001:2008,IJETAE Journal, Volume 4, Issue 3, March 2014,pp 680-686.

[11] Karthik Reddy. G, "low power-area designs of 1bit fulladder in cadence virtuoso Platform", International Journal ofVLSI design & Communication Systems (VLSICS)Vol.4, No.4,August2013, pp55-64.