

Designing of Adders and Vedic Multiplier using Gate Diffusion Input

Kota Rashmi Reddy¹, D. Praveen Kumar²

¹M.tech Student, Mallareddy College of Engineering(MREC), Telangana, India

²Associate Professor, Mallareddy College of Engineering (MREC), Telangana, India

Abstract - Advancement in the VLSI technology leads to the reduction in chip size and increase in chip density. As the chip density increases the overall power consumption and the complexity also increases. As the performance of any system is measured mainly on power consumption, it is recommended to use low power VLSI Design techniques. In this paper, we would discuss the GDI logic and its application in the modeling of adders for Vedic Multiplier design. Adders are of prime importance, the design of reliable and efficient adder for a VLSI based embedded application matters. This paper primarily deals with the design of Ripple Carry Adder, Kogge Stone Adder, and Brent Kung Adder using CMOS and GDI logic. Urdhava Triyaghayam sutra is used to design multipliers. Later a comparative analysis based on the simulation results is made.

Key Words: Gate diffusion Input, Ripple Carry Adder (RCA), Kogge Stone Adder (KSA), Brunt Kung Adder (BKA), 4X4 Vedic Multiplier number of transistors, Power, an Delay.

1. INTRODUCTION

The increasing prominence of portable systems demands high chip density along with low power consumption. Now a day's reducing the power consumption has become an important goal in the design of digital integrated circuits. One of the methods to meet this goal is the design improvements at the logic level. Traditional digital circuits were designed using complementary metal oxide semiconductors (CMOS). A new Low power VLSI design technique called GDI (Gate diffusion Input) is used in the design of digital components. This Technique has comparatively more advantages over the traditional CMOS design. This paper gives comparative analysis based on the performance of CMOS and GDI techniques.

A Multiplier is the fundamental block of almost all the processors. Hence a high-speed and area efficient multiplier is needed. Multiplication operation is performed by the series or parallel addition concepts. Design of adders with GDI technique will improve the performance of multipliers.

2. GDI LOGIC

Gate Diffusion Input (GDI) logic is a low power Very Large Scale Integrated (VLSI) design technique which was introduced as an alternative to CMOS logic design. This

technique is a two transistor implementation of complex logic functions; Logic functions can be designed with fewer gates. GDI provides in cell swing restoration when operated in certain conditions and use of restoration buffers. Digital circuits designed using GDI logic will have less power consumption occupy a minimum area, gate count and delay in the circuit is reduced. Because of fewer gates, there is less design complexity. GDI cell is as shown in the below figure 2.1

GDI cell looks similar to the CMOS inverter but the major difference is that the GDI cell has one PMOS and NMOS transistors connected in cascade resulting in three input terminals N, P, G. where N is the input terminal of NMOS, P is input to the PMOS and G is connected to the common gate of NMOS and PMOS. These terminals could be given a supply VDD or Grounded or input signal depending on the circuit design. In conventional CMOS inverter circuit, the PMOS and NMOS diffusion inputs are always either VDD or Ground




Figure 2.1 GDI CELL

Basic logic functions of GDI cell are as shown in the table below. Using which basic logic gates can be designed and implemented for the design of higher digital circuits like half adders, full adder, Ripple Carry Adder, Black cell, propagation and generation logic blocks for parallel prefix adders like Kogge stone adder, Brent Kung adder, etc.

N	P	G	OUTPUT	FUNCTION
0	1	A	A'	INVERTER
0	B	A	A'B	F1
B	1	A	A' + B	F2
1	B	A	A + B	OR
B	0	A	AB	AND
C	B	A	A'B + AC	MUX
B	B'	A	A'B + AB'	XOR
B'	B	A	AB + A'B'	XNOR

Table 2.1 Logic Functions of GDI Cell

3. DESIGN OF ADDERS

3.1 Full Adder

A Full adder performs the addition operation on three-bit binary numbers A, B and C. The output of the full adder is SUM and Carry. It can be implemented using Two XOR gates and One MUX which is designed using GDI technique as shown in the below Figure-3.1




Figure -10: XOR BASED FULL ADDER

Figure: 3.1 XOR based Full adder




Figure 3.2 full adder design using GDI cell

The number of transistors used to design a full adder using GDI technique is 10, the area occupied by the full adder is 251.5-micrometer square and the power consumed is around 11.943µW. Whereas the full adder designed using

the conventional CMOS logic would occupy 634.48 µm square area, 28 transistor and power consumption is 23.049µW. Comparative analysis between the gate count, area and power parameters between CMOS and GDI based adder illustrate the advantage of GDI logic in Low power VLSI design.

3.2 Ripple Carry Adder

Addition of N bit numbers is performed with the help of N full adders arranged such that the carry output of the full adder is input to the next full adder. This kind of arrangement is called Ripple carry adder. In Ripple Carry Adder the carry is rippled from the one adder to the next full adder. Ripple carry adder is simple to design and takes less time. However, the Ripple carry adder is relatively slow since each full adder must wait for the carry bit from the previous adders. Ripple carry adder is as shown in Figure 3.3




Figure 3.3 Ripple Carry Adder

Ripple carry adder is designed using four full adders which are designed using GDI logic. The gate count of the Ripple carry adders using GDI logic is 40 Transistors and the area is 804.19 µm square which is comparatively very less. The power consumed by the 4 bit RCA is 11.622µW.

3.3 Parallel Prefix Adders

The Parallel Prefix Adders (PPA) is the family adders derived from Carry look ahead (CLA) adders. Carry Look Ahead adders are designed to overcome the carry propagation delay in RCA. These adders pre compute the generator and propagation bits, these bits are further combined using fundamental carry operation (FCO) denoted by the symbol (o). It is observed that the complexity of the carrier increases with adder bit width, Hence the higher order CLA becomes complex. To overcome the drawback of CLA, Parallel Prefix Adders are designed.

4 bit CLA Carry Equation is given as

$$C_4 = (g_4, p_4) \circ [(g_3, p_3) \circ [(g_2, p_2) \circ (g_1, p_1)]] \quad (1)$$

4 bit PPA carry equation is given as

$$C_4 = [(g_4, p_4) \circ (g_3, p_3)] \circ [(g_2, p_2) \circ (g_1, p_1)] \quad (2)$$

From the equations (1) and (2) it is observed that the carry look Ahead adder takes three steps to generate the carry whereas PPA takes two steps to generate the carry.

Parallel Prefix Adders are designed using the following structure which involves three stages –Pre Computing, Prefix computation, and Final Computation.

Pre Computing;

In this step generate and propagate signals corresponding to each pair of bits in A and B are obtained. These signals are given by the logic equations below:

$$P_i = A_i \text{ XOR } B_i \quad (3)$$

$$G_i = A_i \text{ AND } B_i \quad (4)$$

Prefix Stage:

This step involves computation of carries corresponding to each bit. It uses group propagate and generate as intermediate signals as per the below equation

$$(g_L, p_L) \circ (g_R, p_R) = (g_L + p_L \cdot g_R, p_L, p_R) \quad (5)$$

(BC) generates the ordered pair in equation (5), the gray cell (GC) generates only left signal.

$$G = G_i \text{ or } (P_i \text{ and } P_j) \quad (6)$$

$$P = P_i \text{ and } P_j \quad (7)$$

Practically, the equations (6) and (7) can be expressed using a symbol “o” denoted by Brent and Kung. Its function is same as that of a black cell. Gray cell represents equation (6)




Figure 3.4 Black cell and Gray cell

Final Computation

It is the final step which involves computation of sum bits by the logic given below

$$S_i = P_i \text{ XOR } C_{i-1} \quad (8)$$

3.3.1 Kogge Stone Adders (KSA)

Kogge stone prefix adder is the fast adder because of its less delay and has the best performance in VLSI implementation. Kogge stone adder is used in wide number addition and it has the minimum fan out. Each vertical stage in KSA produces generate and propagate bits. In the last stage Generate bits are they are XORed with the initial propagate bits to produce the sum bits. 8-bit length Kogge Stone Adder designed using GDI logic is as shown in Figure 3.5.

The transistor count of the Kogge stone adder designed using GDI logic is 190, the area is 10.08- millimeter square and the power consumed is 0.319mW.




Figure 3.5 8 bit KOGGE STONE ADDER

3.3.2 Brent Kung Adder (BKA)

Brent Kung Adder is a parallel prefix adder it has the minimum area, it is used for wide number addition. In BKA the fan-out is less at each stage. The design of 8 bit Brent Kung adder using GDI logic is as shown in figure 3.6.

The transistor count of the Brent Kung adder designed using GDI logic is 132, the area is 5.46- millimeter square and the power consumed is 0.266mW.




Figure 3.6 8 Bit Brent Kung adder

4. VEDIC MULTIPLIERS

Multiplicands are designed with the help of GDI based adders and a Vedic multiplication technique called "Urdhva-Tiryakbhyam, which can be used not only for decimal multiplication but also for binary multiplication. This mainly consists of the parallel generation of partial products and performing the addition operation simultaneously. This algorithm can be used for N×N bit multiplications. To illustrate this technique, let us consider two decimal numbers 252 and 846 and the multiplication of two decimal numbers 252×846 is explained by using the line diagram shown in below figure 6.




Figure 4.1 Multiplication of two decimal numbers

The architectures for 2×2, 4×4 bit modules are discussed in this section. Multiplication using Urdhva-Tiryakbhyam sutra is simple with less number of steps and also least computational time. The performance of the Vedic multiplier is further improved using GDI design technique.

4.1 Vedic Multiplier Block

This method can be explained with the help of two numbers with 2 bits each and the numbers are A and B where A=a0a1 and B=b0b1. The multiplication process can be explained by the following equations.

$$s_0 = a_0b_0 \tag{9}$$

$$c_1s_1 = a_1b_0 + a_0b_1 \tag{10}$$

$$c_2s_2 = c_1 + a_1b_1 \tag{11}$$

The final result is given as c2s2s1s0. A 2×2 Vedic multiplier block is implemented by using two half adders as shown in below Figure 4.1




Figure 4.1 Block Diagram of 2×2 Vedic Multiplier

4.2 4x4 Vedic Multiplier Block

In this section, we will discuss 4x4 bit Vedic multiplier. Let us consider two four bit numbers are A and B such that the individual bits are represented as the A3A2A1A0 and B3B2B1B0. The final output is C6S6S5S4S3S2S1S0. The partial products are calculated in parallel and hence delay is decreased enormously for the increase in the number of bits. The Least Significant Bit (LSB) S0 is obtained easily by multiplying the LSBs of the multiplier and the multiplicand. Here the multiplication is followed according to the figure 4.1. After performing all the steps the result (Sn) and Carry (Cn) is obtained and in the same way at each step the previous stage carry is forwarded to the next stage, and the process goes on.

$$S_0 = A_0B_0 \tag{12}$$

$$C_1S_1 = A_1B_0 + A_0B_1 \tag{13}$$

$$C_2S_2 = C_1 + A_0B_2 + A_2B_0 + A_1B_1 \tag{14}$$

$$C3S3 = C2 + A0B3 + A3B0 + A1B2 + A2B1$$

$$(15) \quad C4S4 = C3 + A1B3 + A3B1 + A2B2$$

$$(16)$$

$$C5S5 = C4 + A3B2 + A2B3$$

$$(17)$$

$$C6S6 = C5 + A3B3$$

$$(18)$$

For clear understanding, observe the block diagrams for 4x4 as shown below figure 7, and within the block diagram 4x4 there are four 2x2 Vedic multiplier modules, and three RCAs which are of four-bit size are used. The four bit ripple carry adders are used for addition of two four bits, and likewise, totally four are used at intermediate stages 3 of the multiplier. The carry generated from the first ripple carry adder passed on to the next ripple carry adder and there are two zero inputs for second ripple carry adder. The arrangement of the RCAs is shown in below block diagram which can reduce the computational time such that the delay can be decreased.




Figure 4.2 Block Diagram of 4x4 Vedic Multiplier

The transistor count of the 4X4 Vedic Multiplier designed using GDI logic is 200; area is 6.446- millimeter square and the power consumed is 0.207mW

5. RESULTS AND DISCUSSIONS

The following are the simulation results and performance analysis of various adders. The design is done using CMOS and GDI logic using DSCH and Microwind 120nm technology. Part A shows schematic and simulation results for GDI logic based design and part B shows comparative analysis with performance measure as power, Delay, and Number of Transistor.

A. Simulation Results

Ripple Carry Adder




Figure 5.1 - 4 Bit Ripple carry Adder implemented using four Full Adders using GDI




Figure 5.2 - Timing Diagram of Ripple carry Adder




Figure 5.3 Layout of Ripple Carry Adder

Kogge Stone Adder

Brent Kung Adder





Figure 5.4 - 8 Bit Kogge Stone Adder using GDI

Figure 5.7 8 Bit Brent Kung Adder using GDI





Figure 5.5 Timing Diagram of Kogge Stone Adder

Figure 5.8 Timing Diagram of Brent Kung Adder





Figure 5.6 Layout of Kogge Stone Adder

Figure 5.9 Layout of Brent Kung adder

4X4 Vedic Multiplier




Figure 5.10 Vedic Multiplier using GDI




Figure 5.11 timing diagram of Vedic Multiplier




Figure 5.12 Lay out of Vedic Multiplier

B. Comparative Analysis

The comparative analysis of 4-bit ripple carry adder, 8 bit Brent Kung adder, 8-bit Kogge Stone Adder, and 4X4 Vedic multiplier implemented using the 2X2 multiplier, and RCA

is made regarding area and power. From the comparative analysis, it is clear that the GDI design gives a less power consumption and occupies less area compared to CMOS design style. The comparative analysis is as shown in the table below.

Design	Area(GDI)	Area(CMOS)	Power(GDI)	Power(CMOS)
Full Adder	251.16 μm	634.48 μm	11.943 μW	23.049 μW
Ripple Carry Adder	804.19 μm	2.37mm	11.622 μW	0.254mW
Brent Kung Adder	5.468mm	14.25 mm	0.266mW	0.74mW
Multiplier	6.446mm	18.63mm	0.207mW	0.578mW

6. CONCLUSION

Adders are core and an essential block in many modules which involve computation and play a vital role in the design of multipliers. Hence the design and implementation of the adders are a prime concern. In this paper adders (RCA, KSA, BKA) based on GDI logic are used in Vedic Multiplier design. A comparative result is obtained. From the results, it is clear that the adders designed using GDI design style has less transistor count, occupy minimum area and power when compared to CMOS design style.

REFERENCES

- [1] Mr. Kunjan D. Shinde, Mrs. Jayashree C. N. "Design of Fast and Efficient 1-bit Full Adder and its Performance Analysis", Proceedings of the IEEE International Conference on "Control, Instrumentation, Communication and Computational Technologies (ICCICCT-2014)" at Noorul Islam University, Kumaracoil, Kanyakumari, Tamilnadu, India.
- [2] IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002. Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits
- [3] Review Of Various GDI Techniques For Low Power Digital Circuits International Journal of Emerging Technology and Advanced Engineering.
- [4] AnasZainalAbidin, Syed Abdul Mutalid Al Junid, KhairulKhaiziMohdSharif, "A survey on 4 bit Brent kung PPA simulation study usingsilvaco EDA Tools".
- [5] Gate-diffusion input (GDI) - a technique for low power design of digital circuits: analysis and characterization. Published in Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium