

IV. CONCLUSION

This work implements various full subtractor designs and analyses the various design aspects to suggest optimized method. Because less transistors are used in the method 2 FS as compared to all other techniques, it can be concluded that employing two XOR gates and a 2:1 MUX where MUX is designed using CMOS logic results in lower power usage. Therefore, it can be inferred that the most efficient approach to construct an FS that can be integrated into a system's ALU is to use two XOR gates and a 2:1 MUX. The system can be portable and used in energy-efficient applications according to the suggested design.




Fig. 10. Transistor Count Comparison of all the methods




Fig. 11. Delay Comparison of all the methods




Fig. 12. Power Comparison of all the methods

V. REFERENCES

[1] M. Sanadhya and D. K. Sharma, "Design and implementation of full subtractor using different adiabatic techniques," 2020 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE), 2020, pp. 102-106, doi: 10.1109/WIECON-ECE52138.2020.9397967.

[2] J. B. Chacko and P. Whig, "Low Delay Based Full Adder/Subtractor by MIG and COG Reversible Logic Gate," 2016 8th International Conference on Computational Intelligence and Communication Networks (CICN), 2016, pp. 585-589, doi: 10.1109/CICN.2016.120.

[3] V. G. Nissi, S. Musala and V. J., "Memristor based full subtractor," 2022 International Conference on Communication, Computing and Internet of Things (IC3IoT), 2022, pp. 1-5, doi: 10.1109/IC3IoT53935.2022.9767971.

[4] Y. Gong, M. Luo, C. Wang and T. Yan, "An MTJ Based 1-Bit Full Subtractor and Its Reading and Writing Circuit," 2021 IEEE 21st International Conference on Communication Technology (ICCT), 2021, pp. 1022-1025, doi: 10.1109/ICCT52962.2021.9658034.

[5] M. T. Emam and L. A. A. Elsayed, "Reversible Full Adder/Subtractor," 2010 Xith International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD), 2010, pp. 1-4, doi: 10.1109/SM2ACD.2010.5672298.

[6] V. M. Srivastava, S. Kapoor, Nitasha, N. Jaswal and G. Singh, "Full Subtractor Circuit Design with Independent Double Gate Transistor," 2010 International Conference on Recent Trends in Information, Telecommunication and Computing, 2010, pp. 302-304, doi: 10.1109/ITC.2010.25.

[7] M. Gautam and S. Akashe, "Reduction of leakage current and power in full subtractor using MTCMOS technique," 2013 International Conference on Computer Communication and Informatics, 2013, pp. 1-4, doi: 10.1109/ICCCI.2013.6466143.

[8] R. Jaiswal and T. N. Sasamal, "Efficient design of full adder and subtractor using 5-input majority gate in QCA," 2017 Tenth International Conference on Contemporary Computing (IC3), 2017, pp. 1-6, doi: 10.1109/IC3.2017.8284336.

[9] E. V. N. Lakshmi and N. S. S. Reddy, "Design of reversible full subtractor using new reversible EVNL gate for low power applications," 2016 International Conference on Inventive Computation Technologies (ICICT), 2016, pp. 1-5, doi: 10.1109/INVENTIVE.2016.7830204.

[10] M. Mahaboob Basha, K. Venkata Ramanaiah and P. Ramana Reddy, "Notice of Removal: Novel Energy Efficient one bit Full Subtractor at 65nm technology," 2015 International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO), 2015, pp. 1-5, doi: 10.1109/EESCO.2015.7253873. [11] K. Dhar, A. Chatterjee and S. Chatterjee, "Design of an energy efficient, high speed, low power full subtractor using GDI technique," Proceedings of the 2014 IEEE Students' Technology Symposium, 2014, pp. 199-204, doi: 10.1109/TechSym.2014.6808046.