

International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 04 | Apr 2022 www.irjet.net

# **Analysis & Performance of Operational Transconductance Amplifier at 180nm Technology**

### Shikha Goswami<sup>1</sup>, Dr. Satnam Singh<sup>2</sup>

<sup>1</sup>Research Scholar, Department of Electronics & Communication Engg P.K University, Shivpuri M.P, India <sup>2</sup> H.O.D Electronics & Communication Engg. Deptt, P.KUniversity, Shivpuri M.P, India

\*\*\*

Abstract - The performance analysis of a two-stage CMOS operational transconductance amplifier in conventional gate driven mode is presented in this paper. Theoretical computations as well as computeraided simulation analyses have been detailed. The designs were created using the TSMC 180nm CMOS process. 'Pyxis Schematic' was used for schematic simulations, while the simulator 'Eldo', version 11.2 of Mentor Graphics, was used for simulations. To begin, a DC analysis is used to determine all of the transistors' operating regions. All of the transistors are properly operating in the saturation zone, according to the results. Further AC research reveals that the Op Amp has a gain of 75 dB, a phase margin of 53.8, and a unity agin bandwidth of 30.5MHz. In addition, the input referred noise voltage is 0.0fV/Hz and the CMMR is 77.8dB. The slew rate is 0.37V/s, and the settling time is 472ns, according to transient analysis. Under 1.8V supply voltage, the output swings up to 1.25V, and the op-amp consumes 536.5W of power. The supply voltage is scaled to 1.5V and then to 1.2V to achieve a lowpower op-amp. With supply voltage scaling, large power savings of 18% and 35% can be achieved without compromising phase margin and slew rate, and only minor compromises in a few parameters like gain, UGB, and CMRR.

Key Words: (Analog circuit; Low voltage low power; Two stage CMOS operational amplifier; Gain; Phase margin).

# **1. INTRODUCTION**

Throughout the course of recent years, there has been gigantic investigations in VLSI ventures because of scaling patterns towards profound submicron innovation. Requests for low power and productive convenient supplies are ascending in everyday life. Decrease of supply voltage is normal pattern for examining low power circuits. However, in the event of metal-oxide semiconductor (MOS) semiconductor, supply voltage should be basically equivalent to or more prominent than the limit of MOS semiconductors utilized in circuit acknowledgment. This gives impediments in bringing down of voltage supply after specific cutoff. The quick scaling of CMOS processes in nanometer request low stock

which helped advanced circuit acknowledgment at extremely low power utilization however it isn't valid for simple circuit acknowledgment. The related downside is short direct impact which brings about low addition stages, diminished impedance and so forth.

Functional enhancers are essential components in numerous simple handling frameworks. Every one of the continuous signs are simple in nature and thus regardless of whether they are handled in computerized space for adaptability and simplicity of handling, functional intensifiers become a vital component in numerous simple and inconsistent message frameworks. As the interest for blended mode coordinated circuits increments for low voltage low power activity, the plan of simple circuits like functional intensifiers (operation amps) in CMOS innovation turns out to be more basic [1].

This study targets examining and addressing different tradeoffs connected with execution examination of ordinary two phase CMOS operation amp at profound submicron innovation hub. In segment II, block graph and essentials of two phase CMOS operation amp are talked about. Segment III depicts geography utilized and it's functioning guideline. Plan contemplations are given in Section IV. Likewise the particulars are explained and the recipe and computations for plan of two phase CMOS operation amp are momentarily expounded. Segment V presents the recreation results for different execution boundaries and its relative investigation on execution boundaries for traditional entryway driven operation amp for different stock voltages and a few closing comments show up in Section VI.

### **Two Stage CMOS OP-AMP**

Fig.1 shows essential square graph of an operation amp. It comprises of fundamentally three phases. As displayed in figure 1, the information phase of the operation amp comprises of a differential enhancer and it gives the differential to single finished transformation. Regularly, a the greater part of the piece of the general addition is given by the differential information stage and the subsequent stage is ordinarily an inverter or normal source amplifier[2].

II.



International Research Journal of Engineering and Technology (IRJET) e-ISSN: 239

Volume: 09 Issue: 04 | Apr 2022 www.irjet.net



Fig.1 General structure of op-amp [4]

Differential enhancer gives gain in a perfect world up to 40dB, further necessity of gain is achieved in the subsequent stage. If the operation amp should drive a low obstruction load, the subsequent stage should be trailed by a support stage whose goal is to bring down the result opposition and keep an enormous sign swing [18]. The result cushion may some of the time be overlooked to frame a high result opposition un-supported operation amp frequently alluded to as Operational Transconductance Amplifier or an OTA. Those which have the last result support stage have a low result obstruction and are called as Operational Amplifiers or basically Op-Amp [17].

To lay out the appropriate working point for every semiconductor in its quiet state, predisposition circuits are given [2]. Pay is additionally remotely given to guarantee soundness without which operation amp might act as an oscillator. Ideal operation amp has boundless differential voltage gain, endless information obstruction and zero result opposition. As a general rule operation amp just methodologies these qualities.

CMOS Operational Amplifier is one of the most flexible and significant structure blocks in simple circuit plan. The essential necessity of an operation amp is to have an open circle gain that is adequately enormous to carry out regrettable input idea. The result voltage Vout can be communicated as:

$$V_{out} = AV \times (V1-V2)$$
(1)

where, AV is used to designate the open-loop differential-voltage gain.V1 and V2 are the input voltages applied to the non-inverting and inverting terminals, respectively [2].

1.2 Characteristic elements of Op-Amp [3]

•Open circle gain:

The proportion of progress in yield voltage to the adjustment of voltage across the information terminals is known as open circle gain of the operation amp. It is otherwise called differential mode voltage intensification.

•Well known mode gain:

The proportion of result voltage to the info voltage when both the terminals of the operation amp are provided same potential is known as familiar mode gain of operation amp. It is otherwise called well known mode voltage intensification.

•Well known mode dismissal proportion:

The proportion of differential voltage gain to familiar mode voltage gain is known as well known mode dismissal proportion (CMRR). In a perfect world this proportion would be boundless with familiar mode voltages being completely dismissed.

•Slew rate:

The rate at which the result changes concerning the time expected for a stage change in the info is known as slew pace of the operation amp. It is for the most part communicated in the units of  $V/\mu$ sec.

•Input familiar mode voltage range:

The scope of familiar mode input voltage that might make the functional enhancer stop working appropriately assuming the info voltage goes past this reach is known as information familiar mode voltage range.

•Solidarity gain transfer speed:

The scope of frequencies, inside which the open-circle g is more noteworthy that solidarity, is alluded as the solidarity gain data transmission of the operation amp.

•All out power dissemination:

The complete dc power provided to the gadget less any power conveyed from the gadget to a heap is known as absolute power dispersal of the operation amp. At no heap

$$PD = VDD \times I$$
 (2)

# **III. CIRCUIT SCHEMATIC OF OTA**

The primary viewpoint considered in the plan was to choose the specifications(specs) to be met. In view of an unmistakable comprehension of the specs, the circuit geography of the standard CMOS operation amp was picked.



Volume: 09 Issue: 04 | Apr 2022

www.irjet.net





Fig. 2 Unbuffered two stage CMOS OPAMP

As displayed in fig.2, it is two phase unbuffered door driven functional transconductance speaker where info is applied from the traditional entryway terminal of NMOS semiconductors M1 and M2. Alongside M1 and M2, M3 and M4 going about as current mirror load, shapes first phase of the functional intensifier. M6 and M7 address the subsequent increase phase of speaker. M5 and M8 involve biasing circuit and Cc addresses the remunerating capacitance. This two phase operation amp, OTA displayed in fig. 2 is generally utilized in view of its design and strength.

An ideal operation amp having a solitary finished yield is described by a differential info, boundless voltage gain, limitless information opposition and zero result obstruction [18]. In actuality operation amp anyway these qualities can't be produced however their exhibition must be adequately really great for the circuit conduct to intently rough the characters of an ideal operation amp in many applications. With the presentation of each new age of CMOS innovations plan of operation amps keeps on acting further difficulties like the stock

voltages and semiconductor channel lengths downsize. Subsequently in this work fundamental point is to plan the OTA in 180nm innovation and to do the presentation examination of different attributes.

# IV. DESIGN CONSIDERATIONS OF OTA

For the plan of simple circuits, having determinations for its customization is obligatory. Particulars are separated into two classes. First is circuit particular which is given by the creator or producer for its plan, and second is EDA apparatus detail which is given by the EDA device merchant.

### **Circuit Specifications:**

- Supply Voltage, VDD = 1.8 V
- Open loop gain, AV =1000 = 60 dB
- Phase Margin = 600
- Load Capacitance, CL= 2pf
- Maximum Input Common Mode Range, ICMR (+) =1.8V
- Minimum Input Common Mode Range, ICMR (-) = 0.9V
- Slew rate = 20V/µsec
- Power Dissipation < 0.3 mW
- Gain Bandwidth Product, GBW = 30 MHz

### **EDA Tool Specifications:**

- $\mu$ nCox = 221.55 $\mu$ A/V<sup>2</sup>
- Vthn = 0.37V
- $\mu p Cox = 93.87 \, \mu A / V^2$
- Vthp = 0.39V

Designing has been conceived on the basis of fundamental equations which are used for the calculations of aspect ratios. The DC gain of the first stage is

$$A1 = -\frac{gm^2}{gdol+gdol} \tag{3}$$

The DC gain of second stage is

$$A2 = -\frac{gm6}{gde6 + gde7}$$
(4)

Overall gain of the Op-amp

$$Av = A1, A2$$

$$Av = \frac{gm1.gm6}{(ada2 + ada2)(ada2 + ada2)}$$
(5)

Slew rate of conventional Op-amp is

$$SR = \frac{16}{C_0}$$
(7)

Where I5 is the current through the M5 transistor and it is thebias current of the input stage

The Gain bandwidth of the Op-amp is

$$GBW = \frac{gm1}{Cc}$$
(8)

Power dissipation of Op-amp is given by

# $Pdiss = (15 + 16) \times (Vdd + |Vss|)_{(9)}$

Following table-I shows simulation parameters including calculated values of the aspect ratios obtained from the theoretical performance analysis of op-amp using above equations from circuit technology & also the fundamental equations from the CMOS technology

Simulation Parameters	Values
VDD	1.8V
Power consumption	373.5μW
Input bias range	20µA
(W/L)1 , (W/L)2	6
(W/L)3 , (W/L)4	4

20

75

175

## Table -1: PROPOSED OTA PARAMETERS

### V. SIMULATION RESULTS

(W/L)5, (W/L)8

(W/L)6 (W/L)7

The circuit was reenacted utilizing Eldo with BSIM3v3.3 level 53 model in view of a TSMC 180 nm CMOS process. The OP AMP works with the 1.8V power supply and consumes just  $536.5\mu$ W power. Recreations results for DC, AC and transient examination are made sense of in this segment for different electrical qualities.

### DC Analysis

In DC examination, district of activity of not entirely set in stone. Here in two phase functional transconductance enhancer, every semiconductor should be in immersion district. During DC investigation, all AC applicable parts for example capacitor, inductor and so on are set to nothing. This examination is significant for delivering attributes move bend as displayed in fig. 3



Fig3: DC analysis of op-amp

### AC Analysis

In AC analysis we determine Phase margin, Gain and unity gain bandwidth of the operational amplifier. Both Gain and Phase margin are calculated using DC operating point and ACanalysis. The frequencies used to implement AC-analysis are

- Start Frequency = 1 Hz
- Stop Frequency = 1 GHz



Fig4: AC analysis of op-amp

### **Transients Analysis**

During transient analysis, first an initial operating point is calculated (based on DC values) and after that all momentary voltages and current are computed as the results of a time dependent well behaved input voltage or current source including the influence of capacitors. IRJET

International Research Journal of Engineering and Technology (IRJET)e-ISSN: 2395-0056Volume: 09 Issue: 04 | Apr 2022www.irjet.netp-ISSN: 2395-0072



Fig5: Transient analysis of op-amp

Performance Analysis of designed OTA

The Op-Amp has been planned in a TSMC 180 nm innovation with 1.8 V single inventory. Reproductions have been finished utilizing Eldo with a BSIM3v3.3 level 53 semiconductor model for the TSMC 180nm CMOS innovation. At first it has been guaranteed that every one of the semiconductors are working immersion through DCOP and DC investigation as displayed in fig. 3

The stage edge and the open-circle gain of the Op-Amp with a heap capacitance CL =1 pF are portrayed in fig4. The DC open-circle gain is 75.1 dB, with a stage edge of  $53.8^{\circ}$  degrees while the recreated solidarity gain recurrence is

30.56 MHz as displayed in fig 4.

The transient examination displayed in fig. 5 additionally demonstrates the assessed abundancy of the increase got in AC examination. The power dissemination of the mimicked functional intensifier is  $536.5\mu$ W.

Slew-rate (SR) has been gotten by reenactment in a nonaltering voltage supporter arrangement. With a capacitive heap of 5pF associated with the speaker yields, the deliberate slew-rate rises to  $0.37V/\mu$ s. Fig. 6 shows the reaction of the framework for a 0.8 V advance information signals.3.

# CONCLUSIONS

This research examines the performance of a twostage OTA built in TSMC 180 nm technology. The developed Op-amp meets nearly all parameters, including a high DC gain of 75.1dB, UGB of 30.5 MHz, Phase Margin of 53.8, and CMRR of 77.7dB, according to the results. With a load capacitance of 5pF and a settling period of 270 ns, the two-stage CMOS op-amp slews at 0.37V/s. It also has a 1.75 V output swing with a 2pF load and a 1.05V ICMR. For the supply voltage of 1.8V, simulations show a power dissipation of 536.5W. The supply voltage scaling approach reduces it even more. The results reveal that significant power savings can be accomplished, with savings of 18% and 35% for supply voltage scaling of 1.5V and 1.2V, respectively. It can also be obtained with minimal compromises in phase margin and slew rate, as well as a few other properties such as gain, UGB, and CMRR. Even yet, by operating transistors in the subthreshold region or employing bulk driven transistors, power dissipation can be further lowered.

# REFERENCES

[1] Khateb, Fabian, Biolek, Dalibor, Khatib, Nabham and Vavra, Jiri (2010), "Utilizing the Bulk-driven Technique in Analog Circuit Design", 978-1-4244-6613-9/10@2010 IEEE.

[2] Allen, P.E. and Holberg, D.R. (2002), L CMOS Analog Circuit Design, New York: Oxford Univ. Press 2002.

[3] Mancini, Ron, OPAmps for Everyone, Texas Instruments, August 2002, 11.1-11.22.

[4] Kargaran, E., Khosrowjerdi, H. and Ghaffarzadegan, K. (2010), "A 1.5 v High Swing Ultra-Low-Power Two Stage CMOS OP-AMP in 0.18 μm Technology", in Mechanical and Electronics Engineering (ICMEE), 2010 2<sup>nd</sup> International Conference, Vol. 1, pp. V1-68–V1-71, 1-3 Aug. 2010, doi: 10.1109/ICMEE.2010.5558594

[5] Kar, Sougata Kumar and Sen, Siddharta (2012), "A Highly Linear CMOS Transconductance Amplifier in 180 nm Process Technology", Analog Integr Circ Sig Process, Vol. 72, pp. 163–171, Springer.

[7] Luca, M., Francesco, A.A., Felice, C., Gregorio, C. and Giuseppe, (2012), "Design of a 75-nW, 0.5V Subthreshold Complementary Metal-oxidesemiconductor Operational Amplifier", International Journal of Circuit Theory & Applications, 2012.

[8] Gupta, A., Mishra, D.K., Khatri, R., Chandrawat, U.B.S. and Jain, P. (2010), "A Two Stage and Three Stage CMOS OPAMP with Fast Settling, High DC Gain and Low Power Designed in 180nm Technology," in Computer Information Systems and Industrial Management Applications (CISIM), 2010 International Conference on, pp. 448–453, 8-10 Oct. 2010 doi: 10.1109/CISIM.2010.5643497

[9] Zhang, J.Y. et al. (2009), "Design of Low-offset Lowpower CMOS Amplifier for Biosensor Application", J. of Biomedical Science and Engineering, Vol. 2, pp. 538–542.