

# Impact of Gate Length Modulation On a $\text{Al}_{0.83}\text{Ga}_{0.17}\text{N}/\text{GaN}$ Dual Double Gate MOSHEMT for Radio Frequency Application

Abhilash Sahu<sup>1</sup>, Mrs. Ananya Dastidar<sup>2</sup>, Dr. Tapas Kumar Patra<sup>3</sup>

<sup>1</sup>PG Scholar, Department of Electronics and Instrumentation Engineering, Odisha University Of Technology and Research (OUTR), (Formerly College of Engineering and Technology), Bhubaneswar, Odisha, India

<sup>2</sup>Assistant Professor, Department of Electronics and Instrumentation Engineering, Odisha University Of Technology and Research (OUTR), (Formerly College of Engineering and Technology), Bhubaneswar, Odisha, India

<sup>3</sup>Professor, Department of Electronics and Instrumentation Engineering, Odisha University Of Technology and Research (OUTR), (Formerly College of Engineering and Technology), Bhubaneswar, Odisha, India

\*\*\*

**Abstract** - This work come across the capable strength of comparison of  $\text{AlGaIn}/\text{GaIn}$  under lap DG MOS-HEMT and Dual DG MOS-HEMT with variation of different gate length and has been investigated in Visual TCAD simulation. The device channel is a wideband mesh-matched channel of  $\text{Al}_{0.83}\text{Ga}_{0.17}\text{N}$  and slender band Gallium Nitride sheet, along with  $\text{SiO}_2$ ,  $\text{Al}_2\text{O}_3$  and high-K  $\text{HfO}_2$  as the dielectric of gate. The key device performance parameters of analog and RF analysis is completed for a variety of different gate length ( $L_g$ ). In scaling down of gate length ( $L_g$ ) then increment in the drain current ( $I_D$ ), cut-off frequency ( $f_T$ ), trans-conductance ( $g_m$ ) happen and reduced in intrinsic gain ( $Av$ ) and trans-conductance generation factor ( $g_m/I_D$ ) with respect to 1nm oxide thicknesses. The use of the double 2-DEG hetero-structure helps to obtain outstanding device linearity and it also give the higher current according to gate length and from this simulation work we have revealed that the Dual Double Gate MOS-HEMT's drain current is very high than DG MOS-HEMT drain current i.e. 66.67%, and also found the peak cutoff frequency of approx 1766 GHz in DDG-MOSHEMT. These results denote the capability of  $\text{Al}_{0.83}\text{Ga}_{0.17}\text{N}/\text{GaIn}$  based Dual Double Gate MOSHEMT can be acceptable replacement for high current and high-frequency performance.

**Key Words:** DG MOS-HEMT, DDG MOS-HEMT, Gate Length,  $\text{AlGaIn}/\text{GaIn}$  2-DEG hetero-structure, TGF, Intrinsic gain, Cutoff frequency.

## 1. INTRODUCTION

High electron mobility transistors based on  $\text{AlGaIn}/\text{GaIn}$  are the best transistor for high frequency implementation (HEMTs)[1]. Because of the different band-gap energies, an  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaIn}$  hetero-structure is produced when the  $\text{AlGaIn}$  barrier is formed on a reasonably thick layer of GaN. [2-6]. In the upper region of the GaN layer, close to the boundary, the band bends, and electrons form a two-dimensional conductive channel [7,8]. The 2-dimensional electron gas (2DEG)[9] features, which arise at the  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaIn}$  hetero-structure without the need for any doping

and are used to increase the frequency execution of  $\text{AlGaIn}/\text{GaIn}$  HEMTs, govern the execution of  $\text{AlGaIn}/\text{GaIn}$  HEMTs[10].By adding holes from the [p-type]  $\text{AlGaIn}$  to the hetero-structure of  $\text{AlGaIn}$  and GaN, the 2DEG density is raised. This can lead to conductivity modulation. $\text{Al}_x\text{Ga}_{1-x}\text{N}$  with Al formation of about 0.83 and GaN formation of about 0.17, and high-quality  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaIn}$  hetero-structure[11]been fill out by the process of metal organic chemical vapor deposition (MOCVD).

Double Gate MOSFET structure has single material[12] that revealed increased exemption to short channel effects, but Double Gate MOS-HEMT hetero-structure[13-17] has III-V hetero-structure layer into the channel offer high drain current. HEMTs are used in SoCs and it also known for low noise amplifiers and high drain current applications. HEMT transistors are unique and it is able to operate at very higher frequency than ordinary transistors, in low power amplifiers, satellite receivers, mobile phones, voltage converters, radar equipment, as well as in the defense sector. It is also employed in high-frequency goods like these.

As far as we are aware, 2-DEG's RF performance of  $\text{AlGaIn}/\text{GaIn}$  hetero-structure based Dual Double Gate MOS-HEMT device with variation of gate length has not been demonstrated yet. So we investigated the parameters such as  $I_D$ ,  $g_m$ , TGF ( $g_m/I_D$ ), intrinsic gain ( $Av$ ) and  $f_T$  and comparable to the specifications of DG MOS-HEMT and its range of gate lengths( $L_g$ ).

## 2. DEVICE STRUCTURE

We have observed the production of  $\text{Al}_{0.83}\text{Ga}_{0.17}\text{N}/\text{GaIn}$  under lap DG and DDG MOS-HEMT device having the varying gate length of 12 nm,15nm, 18nm, 21nm and 3 nm, 4 nm and 5 nm respectively. The proposed structure Fig. I & II is two  $\text{AlGaIn}$  barriers followed by Gallium Nitride hetero layer. Based on the creation of both  $\text{AlGaIn}/\text{GaIn}$  interfaces, there is double 2-DEG, two  $\text{AlGaIn}/\text{GaIn}$  heterostructures exist. The device body consist of barrier thickness( $T_b$ ) and channel

thickness( $T_{ch}$ ) with upper and lower barrier thickness( $T_b$ ) of 3nm and channel thickness of 10nm, where  $T_{si} = T_{ch} + 2.T_b$ . The conduction band edge of the AlGa<sub>x</sub>N layer is offset with respect to the channel, and reducing traps at the interface through mesh matching with the GaN layer. The lengths of the source and drain are fixed.  $L_{un} = 5$  nm, and the high-K HfO<sub>2</sub> dielectric material's are of 1nm for both upper and lower gate oxide thicknesses ( $T_{ox}$ ). Both the structure consist of gate with different length i.e in DG MOS-HEMT there is 12nm, 15nm, 18nm and 21nm gate length is used while in DDG MOS-HEMT 3nm, 4nm and 5nm gate length is used and they having width of 1um and consists of material Al with maximum mesh size 0.1um. The n-type doping concentration in the source and drain regions is high  $N_D = 10^{18} \text{ cm}^{-3}$  and the valuation of device structure is enumerated in TABLE I & II.




Fig-1: Cross section of an Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN based DG MOS-HEMT [10].




Fig-2: Proposed structure of Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN based DDG MOS-HEMT.

Table-1: Device Structure Parameters

Parameter	Value
Gate length ( $L_g$ )	12nm,15nm, 18nm, 21nm(For DG) and 3nm,4nm,5nm(For DDG)
Underlap length ( $L_{un}$ )	5nm
AlGa <sub>x</sub> N layer thickness ( $T_b$ )	3nm
GaN layer thickness( $T_{ch}$ )	10nm
Oxide layer thickness( $T_{ox}$ )	1nm


Table-2: Parameters and it's Doping Profile

Doping Profile	Value
Source [ $n^+$ -Type]	$10^{18} \text{ cm}^{-3}$
Drain [ $n^+$ -Type]	$10^{18} \text{ cm}^{-3}$
Channel [ $p$ -Type]	$10^{17} \text{ cm}^{-3}$
Barrier Thickness ( $T_b$ )	$10^{17} \text{ cm}^{-3}$


### 3. RESULT AND DISCUSSION

#### 3.1 Variation of Gate Voltage with respect to Drain Current with different Gate Lengths and Comparison of Transconductance values


The  $I_D-V_g$  output characteristics of a symmetrical underlap DG and Dual DG MOS-HEMT are observed using Visual TCAD at variation of different lengths of gate voltages( $V_g$ ) is varied from -1 V to 1.5 V with a pace of 0.05 V with constant drain voltage 1V. The current increases when the gate-to-source potential is changed because there are more carriers, or 2-DEG, in the channel.



**Fig-3:**  $I_D$ - $V_g$  characteristic of Dual DG MOS-HEMT at different gate voltages where  $L_g = (3,4,5)$ nm with 1nm oxide thickness.



**Fig-4:**  $I_D$ - $V_g$  characteristic of DG MOS-HEMT at distinct gate voltages where  $L_g = (12,15,18,21)$ nm with 1nm oxide thickness.




**Fig-5:**  $I_D$ - $V_g$  characteristic of DG and Dual DG MOS-HEMT at 1nm oxide thickness.

**Table-3:** Drain Current Comparison For DG and Dual DG MOS-HEMT

Double Gate	Dual Gate	Double	$\Delta I_{ds} = \frac{I_{ds(DDG)} - I_{ds(DG)}}{I_{ds(DDG)}} \times 100$
0.003A/um	0.009A/um		66.67%

Here we observed, the effect of scaling down of gate length is cause of the increment in drain current and at 3nm gate length  $I_D$  is about 0.009A/um (9A/mm) and at 12nm gate length  $I_D$  is about 0.003A/um (3A/mm) of two different MOS-HEMTs that is Dual DG and DG respectively and at 1nm  $T_{ox}$ , the drain current of Dual DG is 66.67% more than DG MOS-HEMT. Comparing with an existing paper[10] the  $I_D$  is 0.0025A/um which is lower value.

A transconductance gives current with directly proportional to its input voltage. Transconductance is the proportion of alteration of drain current to the alteration of gate voltage. Comparing both the MOS-HEMTs with different gate lengths and we observed the plot between gate voltage and transconductance in Fig.6



**Fig-6:**  $I_D$ - $V_g$  and Transconductance characteristic of DG and Dual DG MOS-HEMT at 1nm oxide thickness.

**Table-4:** Observation of Transconductance at 1nm Oxide Thickness

$L_g=12nm$	$L_g=3nm$
$6.2 \times 10^{-3}$	$7.37 \times 10^{-3}$

After observing the transconductance values and take the transconductance peak values of both MOS-HEMTs we

found that an increase in transconductance is caused by a decrease in gate length. Approximately 16% higher

transconductance of Dual DG MOS-HEMT than DG MOS-HEMT. The significance of  $g_m$  is that if more transconductance then amplification will also greater.

### 3.2 Variation of Drain Voltage with respect to Drain Current with different Gate Length and Comparison of conductance values

The  $I_D$ - $V_D$  features of a symmetrical system's output under lap DG and Dual DG MOS-HEMT are observed using Visual TCAD at drain voltage ( $V_D$ ) is varied from 0V to 1V with a step of 0.01 V with constant gate voltage ( $V_g$ ) 0V. When the drain bias is low, when the drain bias is large, the carrier density depends on the saturated drive current, and the linear drive current is exactly proportional to the conductance.




Fig-7:  $I_D$ - $V_D$  and conductance characteristic of DG and Dual DG MOS-HEMT at 1nm oxide thickness.

#### A) Model Equations:

The drain current equation of a n-channel MOS-HEMT in cut-off region is,

$$I_D = 0 \quad \text{Where, } [V_{GS} < V_T] \quad (1)$$

The drain current equation of a n-channel MOS-HEMT in linear region is,

$$I_{Dlin} = \frac{\mu_n \cdot C_{ox}}{2} \cdot \frac{W}{L_G} \cdot [2(V_{GS} - V_T)V_{DS} - V_{DS}^2] \quad (2)$$

$$\text{Where, } [V_{GS} \geq V_T \text{ and } V_{DS} < V_{GS} - V_T]$$

The drain current equation of a n-channel MOS-HEMT in saturation region is,

$$I_{DSat} = \frac{\mu_n \cdot C_{ox}}{2} \cdot \frac{W}{L_G} \cdot (V_{GS} - V_T)^2 \quad (3)$$

$$\text{Where, } [V_{GS} \geq V_T \text{ and } V_{DS} \geq V_{GS} - V_T]$$

Here,  $C_{ox}$  is the oxide capacitance of device,  $I_D$  is the drain current,  $W$  is the device width,  $L_G$  is gate length,  $\mu_n$  is the electron mobility,  $V_{GS}$  is gate to source voltage while  $V_{DS}$  is drain to source voltage and  $V_T$  is threshold voltage.

Capacitance Oxide of the device is,

$$C_{ox} = \frac{\epsilon_{ox}}{T_{ox}} = \frac{\epsilon_r \cdot \epsilon_0}{T_{ox}} \quad (4)$$

Where  $\epsilon_r$  = relative permittivity or dielectric persistent of high-K dielectric material,  $\epsilon_0$  is the constant permittivity of  $8.854 \times 10^{-12}$  F/m and  $T_{ox}$  is oxide width of device.

### 3.3 Comparison of High-K HfO2 dielectric with SiO2 and Al2O3

High-K materials such as HfO<sub>2</sub>, ZrO<sub>2</sub> and TiO<sub>2</sub> have high K values that is higher than 3.9. This high-k material that is HfO<sub>2</sub> is responsible for increase the transistor drive current and the transistor switching speed.

Table-5: Values of Dielectric Material

Dielectric Material	Constant Value
HfO <sub>2</sub>	25
SiO <sub>2</sub>	3.9
Al <sub>2</sub> O <sub>3</sub>	9




Fig-8: Comparison of different dielectric of  $I_D$ - $V_g$  characteristic of Dual DG MOS-HEMT at 3nm gate length at different gate voltages with 1nm oxide thickness.

**Table-6:** Observation of Drain Current of Different Dielectric Constant

Dielectric Material	Id [A/um]
HfO <sub>2</sub>	0.0087
SiO <sub>2</sub>	0.0069
Al <sub>2</sub> O <sub>3</sub>	0.007

### 3.4 RF Analysis

In this work, we observing the effect of  $L_g$  on the small-signal RF parameters like cut-off frequency ( $f_T$ ), transconductance generation factor ( $1/V$ ), transconductance ( $g_m$ ) and intrinsic gain ( $A_v$ ). The frequency  $f_T$  is the one at which the current gain equals one. A major role for high-speed digital applications is the  $f_T$ .

#### A) Model Equations:

The proportion of the variation the drain current to the alteration of the gate voltage with constant drain voltage is known as trans-conductance ( $g_m$ ), and the proportion of the variation of the drain current to the alteration of the drain voltage with persistent gate voltage is known as conductance ( $g_d$ ).

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \quad \text{Where, } V_{DS} \text{ is constant} \quad (5)$$

$$g_d = \frac{\partial I_D}{\partial V_{DS}} \quad \text{Where, } V_{GS} \text{ is constant} \quad (6)$$

For RF applications, the cut-off frequency is,


$$f_T = \frac{g_m}{2\pi \cdot C_G} \quad (7)$$

$$C_G = C_{ox} \cdot W \cdot L_G \quad (8)$$

Where,  $g_m$  is the transconductance and  $g_d$  is the output conductance.  $C_G$  is the total gate capacitance.

#### B) DG and Dual DG MOSHEMT Transconductance Generation Factor Comparison

Transconductance generation factor (TGF) is the proportion of  $g_m$  to  $I_D$  and is an major parameter for analog applications. TGF determine the available gain. Where  $g_m$  stands for gain and  $I_D$  stands for consumption. A low TGF means that the capacitive load circuit consumes a lot of power due to the reduced input drive capacity. As  $L_g$  decreases  $I_D$  increases and because this TGF decreases.




**Fig-9:** Comparison of TGF of Dual DG and DG MOSHEMT at [3,4,5]nm and [12,15,18]nm gate length respectively at different gate voltages with 1nm oxide thickness.

Here, we observed that the peak TGF value of DG MOSHEMT is  $44.1V^{-1}$  at  $L_g = 18nm$  and lower value of  $22.5V^{-1}$  at  $L_g = 12nm$ , while in Dual DG MOSHEMT upper TGF value is  $25.4V^{-1}$  at  $L_g = 5nm$  and lower value of  $14.12V^{-1}$  at  $L_g = 3nm$ . So reduction in gate length is responsible for reduction in TGF and this we observed from Fig.9.

#### C) Comparison of Intrinsic Gain of both DG and Dual DG MOSHEMT

For circuits like as operational amplifiers, instrumentation amplifiers, and others that call for significant increases, the inherent gain of a MOSHEMT is a crucial number. You can think of intrinsic gain as the product of  $g_m$  and  $R_o$ .

$$\text{Gain} = g_m \cdot R_o \quad \text{Where, } R_o = \frac{1}{g_d} \quad (9)$$



**Fig-10:** Comparison of Intrinsic gain of Dual DG and DG MOSHEMT at [3,4,5]nm and [12,15,18]nm gate length respectively at different gate voltages with 1nm oxide thickness.

Here, we observed that the peak gain value of DG MOS-HEMT is 68dB at  $L_g = 18\text{nm}$  and lower value of 56 dB at

$L_g = 15\text{nm}$ , while in Dual DG MOS-HEMT upper gain value is 60.3dB at  $L_g = 4\text{nm}$  and lower value of 59dB at  $L_g = 3\text{nm}$ . From above valuation we concluded that the gain of Dual DG MOS-HEMT is bit more than DG MOS-HEMT. As we know how much of gate length is decrease then the intrinsic gain is also decrease and this proposed theory plot graphically in Fig.10.

**D) Effect of Energy Band and Surface Potential in AlGa<sub>N</sub>/Ga<sub>N</sub> Interface**

The valence band of the AlGa<sub>N</sub> barrier approaches the Fermi level at the surface when the thickness of the AlGa<sub>N</sub> area is raised. This makes it easier for electrons to move from the AlGa<sub>N</sub> barrier's valence band to the conduction band of Ga<sub>N</sub>, which leads to a concentration of holes at the surface. As a result, at the surface, a positive sheet charge forms, and at the AlGa<sub>N</sub>/Ga<sub>N</sub> interface, a corresponding negative sheet charge (2DEG) does the same.




Fig-12: Surface Potential diagram of the Dual DG MOS-HEMT and DG-MOSHEMT based AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructure.

From above Fig.11&12, the double 2-DEG is present on both side of the AlGa<sub>N</sub>/Ga<sub>N</sub> interface and it goes below to 0 value and forms corresponding negative sheet charge and the potential of this heterostructure is also comes good.

**E) Comparison of Cut-Off Frequency of both DG and Dual DG MOSHEMT**

The cut-off frequency ( $f_T$ ) is a main parameter for high-speed digital applications and for high-frequency amplifier tuning. For downscaling of different gate lengths of both the MOS-HEMTs devices causes high frequency.




Fig-11: Band structure diagram of the Dual DG MOS-HEMT and DG-MOSHEMT based AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructure.




Fig-13: Comparison of Cut-off frequency of Dual DG and DG MOS-HEMT at 3nm and 12nm gate length respectively at different gate voltages with 1nm oxide thickness.

**Table-7:** Observation of Cut-Off Frequency of 1nm Oxide Thickness with Different Gate Length

$L_g$	
3nm	12nm
1766.4	424.2

Here, we found that the peak  $f_T$  value of DG MOS-HEMT is 424.2 GHz at  $L_g = 12\text{nm}$ , while in Dual DG MOS-HEMT peak value is 1766GHz. So we concluded from TABLE VII. that the downscaling of gate length very important and for this high frequency range it used in modern technologies like in telecommunication sector to prevent interference between different users and it is working at sub-millimeter wave frequencies up to THz range.

#### 4. CONCLUSION

Using Visual TCAD simulation, the Radio Frequency operation of AlGa<sub>x</sub>N/GaN hetero-structure DG and Dual DG MOS-HEMTs is investigated for various types of gate lengths. The newly proposed Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN Dual DG MOS-HEMT heterostructure for observing various RF parameters with less gate length and compared it to with DG MOS-HEMT's parameters and it has also different gate lengths. In this paper, we observed how a device is more reliable and give better performance by downscaling the gate length ( $L_g$ ). This simulation results specified that, the Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN Dual DG MOS-HEMT give more drain current at 3nm gate, while DG MOS-HEMT obtain this at 12nm gate length of 1nm oxide thickness. However, the Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN MOS-HEMTs require Dual DG formation to control the SCEs flaw brought on by their small electron effective mass and narrow band gap. A greater linearity is achieved by the development of a double 2-DEG at both hetero interfaces, which increases the transconductance with a double-hump characteristic. In this work we took 1nm oxide thickness and observed each at different gate lengths. We found that when gate length ( $L_g$ ) decreases in the drain current ( $I_D$ ), trans-conductance ( $g_m$ ) and cut-off frequency ( $f_T$ ) increases. We observed the highest drain current i.e. 0.009A/um (9mA/um) at 1nm oxide thickness from  $I_D$ - $V_g$  characteristic. The peak transconductance value is  $7.37 \times 10^{-3} \text{ S/um}$  at 3nm gate length with minimum oxide thickness and for this  $g_m$  value the cutoff frequency is also higher in number i.e. approx 1766GHz (1.7 THz) and for this the potential of using Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN Dual DG MOS-HEMT is useful device community and for sub-millimeter wave antenna application, at defense sector for communication purpose.

#### REFERENCES

[1] Verma, M. and Nandi, A., 2020. Design and analysis of AlGa<sub>x</sub>N/GaN based DG MOSHEMT for high-frequency application. *Transactions on Electrical and Electronic Materials*, 21(4), pp.427-435.

[2] Mitra, R., Roy, A., Mondal, A. and Kundu, A., 2022. Influence of Symmetric Underlap on Analog, RF and Power Applications for DG AlGa<sub>x</sub>N/GaN MOS-HEMT. *Silicon*, 14(5), pp.2329-2336.

[3] Verma, M., & Nandi, A. (2018, January). DC analysis of GaN-capped AlGa<sub>x</sub>N/GaN HEMT for different gate-drain spacing. In *2018 2nd International Conference on Inventive Systems and Control (ICISC)* (pp. 1337-1340). IEEE.

[4] Tschumak, E., R. Granzner, J. K. N. Lindner, F. Schwierz, K. Lischka, H. Nagasawa, M. Abe, and D. J. As. "Nonpolar cubic AlGa<sub>x</sub>N/GaN heterojunction field-effect transistor on Ar<sup>+</sup> implanted 3C-SiC (001)." *Applied Physics Letters* 96, no. 25 (2010): 253501.

[5] Khan, A. N., Jena, K. A. N. J. A. L. O. C. H. A. N., Routray, S., & Chatterjee, G. (2022). RF/Analog and Linearity Performance

[6] Evaluation of Lattice-matched Ultra-thin AlGa<sub>x</sub>N/GaN Gate Recessed MOSHEMT with Silicon Substrate. *Silicon*, 1-10.

[7] Bouguenna, D., Kermas, N. and Djellouli, B., 2015. High performance of cubic Al<sub>x</sub>Ga<sub>1-x</sub>N/GaN double gate MOS-HEMTs. *Int Res J Eng Technol (IRJET)*, 2(9), pp.2072-2077.

[8] Fletcher, A.A. and Nirmal, D., 2017. A survey of Gallium Nitride HEMT for RF and high power applications. *Super lattices and Microstructures*, 109, pp.519-537.

[9] Panda, D.K. and Lenka, T.R., 2018. Compact thermal noise model for enhancement mode N-polar GaN MOS-HEMT including 2DEG density solution with two sub-bands. *IET Circuits, Devices & Systems*, 12(6), pp.810-816.

[10] Mukherjee, H., Kar, M., & Kundu, A. (2022). Enhancement in analog/RF and power performance of underlapped dual-gate GaN-based MOSHEMTs with quaternary InAlGa<sub>x</sub>N barrier of varying widths. *Journal of Electronic Materials*, 51(2), 692-703.

[11] Pardeshi, H. (2015). Analog/RF performance of AlInN/GaN underlap DG MOS-HEMT. *Superlattices and Microstructures*, 88, 508-517.

[12] Pardeshi, Hemant, et al. "Effect of underlap and gate length on device performance of an AlInN/GaN underlap MOSFET." *Journal of Semiconductors* 33.12 (2012): 124001.

- [13] Canales, B.G., Carmo, G.J. and Agopian, P.G., 2021, August. The conduction mechanisms analysis of AlGa<sub>N</sub>/Ga<sub>N</sub> MOSHEMTs with different source/drain electrode configurations. In *2021 35th Symposium on Microelectronics Technology and Devices (SBMicro)* (pp. 1-4). IEEE.
- [14] Ghosh, Sneha, et al. "Study of effective graded oxide capacitance and length variation on analog, rf and power performances of dual gate underlap MOS-HEMT." *Silicon* 14.7 (2022): 3383-3393.
- [15] Baskaran, S., et al. "Impact of High-K and Gate-to-Drain Spacing in InGaAs/InAs/InGaAs-based DG-MOS-HEMT for Low-leakage and High-frequency Applications." *IETE Journal of Research* (2021): 1-11.
- [16] Viswanathan, S., Pravin, C., Arasamudi, R.B. and Pavithran, P., 2022. Influence of Interface trap distributions over the device characteristics of AlGa<sub>N</sub>/Ga<sub>N</sub>/AlIn<sub>N</sub> MOS-HEMT using Cubic Spline Interpolation technique. *International Journal of Numerical Modelling: Electronic Networks, Devices and Fields*, 35(1), p.e2936.
- [17] Sujatha, G., et al. "Noise Characterization of InAs Based Composite Channel DG-MOSHEMT with Different Gate Dielectrics." *Silicon* 14.5 (2022): 1925-1933.
- [18] Swain, R., Jena, K. and Lenka, T.R., 2017. Modelling of capacitance and threshold voltage for ultrathin normally-off AlGa<sub>N</sub>/Ga<sub>N</sub> MOSHEMT. *Pramana*, 88(1), pp.1-7.